Highly parallel fractional motion estimation engine for super hi-vision 4k×4k@60 fps

Yiqing Huang, Takeshi Ikenaga

Research output: Contribution to journalArticle

Abstract

One Super Hi-Vision (SHV) 4k×4k@60 fps fractional motion estimation (FME) engine is proposed in our paper. Firstly, two complexity reduction schemes are proposed in the algorithm level. By analyzing the integer motion cost of sub blocks in each inter mode, the mode reduction based mode pre-filtering scheme can achieve 48% clock cycle saving compared with previous algorithm. By further check the motion cost of search points around best integer candidate, the motion cost oriented directional one-pass scheme can provide 50% clock cycle saving and 36% reduction in the number of processing units (PU). Secondly, in the hardware level, two parallel improved schemes namely 16-Pel processing and MB-parallel scheme are given out in our paper, which reduces design effort to only 145MHz for SHV FME processing. Also, quarter sub-sampling is adopted in our design and 75% hardware cost is reduced for each PU. Thirdly, one unified pixel block loading scheme is proposed. About 28.67% to 86.39% pixels are reused and the related memory access is saved. Furthermore, we also give out one parity pixel organization scheme to solve memory access conflict of MB-parallel scheme. By using TSMC 0.18 μm technology in worst work conditions (1.62V, 125°C), our FME engine can achieve real-time processing for SHV 4k×4k@60 fps with 412k gates hardware.

Original languageEnglish
Pages (from-to)244-252
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE93-C
Issue number3
DOIs
Publication statusPublished - 2010

Fingerprint

Motion estimation
Engines
Processing
Pixels
Hardware
Costs
Clocks
Data storage equipment
Sampling

Keywords

  • FME
  • H.264/AVC
  • Super hi-vision
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Highly parallel fractional motion estimation engine for super hi-vision 4k×4k@60 fps. / Huang, Yiqing; Ikenaga, Takeshi.

In: IEICE Transactions on Electronics, Vol. E93-C, No. 3, 2010, p. 244-252.

Research output: Contribution to journalArticle

@article{0379849db78a441cb66c05db8a2870bb,
title = "Highly parallel fractional motion estimation engine for super hi-vision 4k×4k@60 fps",
abstract = "One Super Hi-Vision (SHV) 4k×4k@60 fps fractional motion estimation (FME) engine is proposed in our paper. Firstly, two complexity reduction schemes are proposed in the algorithm level. By analyzing the integer motion cost of sub blocks in each inter mode, the mode reduction based mode pre-filtering scheme can achieve 48{\%} clock cycle saving compared with previous algorithm. By further check the motion cost of search points around best integer candidate, the motion cost oriented directional one-pass scheme can provide 50{\%} clock cycle saving and 36{\%} reduction in the number of processing units (PU). Secondly, in the hardware level, two parallel improved schemes namely 16-Pel processing and MB-parallel scheme are given out in our paper, which reduces design effort to only 145MHz for SHV FME processing. Also, quarter sub-sampling is adopted in our design and 75{\%} hardware cost is reduced for each PU. Thirdly, one unified pixel block loading scheme is proposed. About 28.67{\%} to 86.39{\%} pixels are reused and the related memory access is saved. Furthermore, we also give out one parity pixel organization scheme to solve memory access conflict of MB-parallel scheme. By using TSMC 0.18 μm technology in worst work conditions (1.62V, 125°C), our FME engine can achieve real-time processing for SHV 4k×4k@60 fps with 412k gates hardware.",
keywords = "FME, H.264/AVC, Super hi-vision, VLSI",
author = "Yiqing Huang and Takeshi Ikenaga",
year = "2010",
doi = "10.1587/transele.E93.C.244",
language = "English",
volume = "E93-C",
pages = "244--252",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

TY - JOUR

T1 - Highly parallel fractional motion estimation engine for super hi-vision 4k×4k@60 fps

AU - Huang, Yiqing

AU - Ikenaga, Takeshi

PY - 2010

Y1 - 2010

N2 - One Super Hi-Vision (SHV) 4k×4k@60 fps fractional motion estimation (FME) engine is proposed in our paper. Firstly, two complexity reduction schemes are proposed in the algorithm level. By analyzing the integer motion cost of sub blocks in each inter mode, the mode reduction based mode pre-filtering scheme can achieve 48% clock cycle saving compared with previous algorithm. By further check the motion cost of search points around best integer candidate, the motion cost oriented directional one-pass scheme can provide 50% clock cycle saving and 36% reduction in the number of processing units (PU). Secondly, in the hardware level, two parallel improved schemes namely 16-Pel processing and MB-parallel scheme are given out in our paper, which reduces design effort to only 145MHz for SHV FME processing. Also, quarter sub-sampling is adopted in our design and 75% hardware cost is reduced for each PU. Thirdly, one unified pixel block loading scheme is proposed. About 28.67% to 86.39% pixels are reused and the related memory access is saved. Furthermore, we also give out one parity pixel organization scheme to solve memory access conflict of MB-parallel scheme. By using TSMC 0.18 μm technology in worst work conditions (1.62V, 125°C), our FME engine can achieve real-time processing for SHV 4k×4k@60 fps with 412k gates hardware.

AB - One Super Hi-Vision (SHV) 4k×4k@60 fps fractional motion estimation (FME) engine is proposed in our paper. Firstly, two complexity reduction schemes are proposed in the algorithm level. By analyzing the integer motion cost of sub blocks in each inter mode, the mode reduction based mode pre-filtering scheme can achieve 48% clock cycle saving compared with previous algorithm. By further check the motion cost of search points around best integer candidate, the motion cost oriented directional one-pass scheme can provide 50% clock cycle saving and 36% reduction in the number of processing units (PU). Secondly, in the hardware level, two parallel improved schemes namely 16-Pel processing and MB-parallel scheme are given out in our paper, which reduces design effort to only 145MHz for SHV FME processing. Also, quarter sub-sampling is adopted in our design and 75% hardware cost is reduced for each PU. Thirdly, one unified pixel block loading scheme is proposed. About 28.67% to 86.39% pixels are reused and the related memory access is saved. Furthermore, we also give out one parity pixel organization scheme to solve memory access conflict of MB-parallel scheme. By using TSMC 0.18 μm technology in worst work conditions (1.62V, 125°C), our FME engine can achieve real-time processing for SHV 4k×4k@60 fps with 412k gates hardware.

KW - FME

KW - H.264/AVC

KW - Super hi-vision

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=77950443224&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950443224&partnerID=8YFLogxK

U2 - 10.1587/transele.E93.C.244

DO - 10.1587/transele.E93.C.244

M3 - Article

VL - E93-C

SP - 244

EP - 252

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 3

ER -