Hybrid path-diversity-dominant output selection method for Network-on-Chip systems

Jindun Dai, Wenda Ma, Xin Jiang, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Networks-on-Chip (NoCs) offers considerable performance improvement to Chip Multi-Processors (CMPs). As the communication between processors on NoC increases, its system performance faces a severe challenge in congestion issues. Adaptive routing algorithm for NoCs provides a variety of path options, thus, it has fantastic potential to achieve better traffic distribution across the network by avoiding the congested regions. An excellent output selection method can realize the potential of adaptive routing algorithm as highly as possible. Therefore, designing an efficient output selection method is highly desirable. Conventional output selection methods only consider local information (buffer vacancy) or global information (path diversity) separately, which makes them difficult to spread traffic to different paths for load balance. In this paper, we propose an efficient output selection method integrating global information of path diversity and local information of buffer vacancy, to solve congestion problem in NoCs.

Original languageEnglish
Title of host publicationProceedings - International SoC Design Conference 2017, ISOCC 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages125-126
Number of pages2
ISBN (Electronic)9781538622858
DOIs
Publication statusPublished - 2018 May 29
Event14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of
Duration: 2017 Nov 52017 Nov 8

Other

Other14th International SoC Design Conference, ISOCC 2017
CountryKorea, Republic of
CitySeoul
Period17/11/517/11/8

Fingerprint

Routing algorithms
Adaptive algorithms
Vacancies
Buffers
Communication
Network-on-chip

Keywords

  • Adaptive routing method
  • Network-on-chip
  • Output selection method
  • Path diversity

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Dai, J., Ma, W., Jiang, X., & Watanabe, T. (2018). Hybrid path-diversity-dominant output selection method for Network-on-Chip systems. In Proceedings - International SoC Design Conference 2017, ISOCC 2017 (pp. 125-126). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2017.8368801

Hybrid path-diversity-dominant output selection method for Network-on-Chip systems. / Dai, Jindun; Ma, Wenda; Jiang, Xin; Watanabe, Takahiro.

Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., 2018. p. 125-126.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dai, J, Ma, W, Jiang, X & Watanabe, T 2018, Hybrid path-diversity-dominant output selection method for Network-on-Chip systems. in Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., pp. 125-126, 14th International SoC Design Conference, ISOCC 2017, Seoul, Korea, Republic of, 17/11/5. https://doi.org/10.1109/ISOCC.2017.8368801
Dai J, Ma W, Jiang X, Watanabe T. Hybrid path-diversity-dominant output selection method for Network-on-Chip systems. In Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc. 2018. p. 125-126 https://doi.org/10.1109/ISOCC.2017.8368801
Dai, Jindun ; Ma, Wenda ; Jiang, Xin ; Watanabe, Takahiro. / Hybrid path-diversity-dominant output selection method for Network-on-Chip systems. Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 125-126
@inproceedings{f58f892057864626bc68dcc8e1bb8d2b,
title = "Hybrid path-diversity-dominant output selection method for Network-on-Chip systems",
abstract = "Networks-on-Chip (NoCs) offers considerable performance improvement to Chip Multi-Processors (CMPs). As the communication between processors on NoC increases, its system performance faces a severe challenge in congestion issues. Adaptive routing algorithm for NoCs provides a variety of path options, thus, it has fantastic potential to achieve better traffic distribution across the network by avoiding the congested regions. An excellent output selection method can realize the potential of adaptive routing algorithm as highly as possible. Therefore, designing an efficient output selection method is highly desirable. Conventional output selection methods only consider local information (buffer vacancy) or global information (path diversity) separately, which makes them difficult to spread traffic to different paths for load balance. In this paper, we propose an efficient output selection method integrating global information of path diversity and local information of buffer vacancy, to solve congestion problem in NoCs.",
keywords = "Adaptive routing method, Network-on-chip, Output selection method, Path diversity",
author = "Jindun Dai and Wenda Ma and Xin Jiang and Takahiro Watanabe",
year = "2018",
month = "5",
day = "29",
doi = "10.1109/ISOCC.2017.8368801",
language = "English",
pages = "125--126",
booktitle = "Proceedings - International SoC Design Conference 2017, ISOCC 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Hybrid path-diversity-dominant output selection method for Network-on-Chip systems

AU - Dai, Jindun

AU - Ma, Wenda

AU - Jiang, Xin

AU - Watanabe, Takahiro

PY - 2018/5/29

Y1 - 2018/5/29

N2 - Networks-on-Chip (NoCs) offers considerable performance improvement to Chip Multi-Processors (CMPs). As the communication between processors on NoC increases, its system performance faces a severe challenge in congestion issues. Adaptive routing algorithm for NoCs provides a variety of path options, thus, it has fantastic potential to achieve better traffic distribution across the network by avoiding the congested regions. An excellent output selection method can realize the potential of adaptive routing algorithm as highly as possible. Therefore, designing an efficient output selection method is highly desirable. Conventional output selection methods only consider local information (buffer vacancy) or global information (path diversity) separately, which makes them difficult to spread traffic to different paths for load balance. In this paper, we propose an efficient output selection method integrating global information of path diversity and local information of buffer vacancy, to solve congestion problem in NoCs.

AB - Networks-on-Chip (NoCs) offers considerable performance improvement to Chip Multi-Processors (CMPs). As the communication between processors on NoC increases, its system performance faces a severe challenge in congestion issues. Adaptive routing algorithm for NoCs provides a variety of path options, thus, it has fantastic potential to achieve better traffic distribution across the network by avoiding the congested regions. An excellent output selection method can realize the potential of adaptive routing algorithm as highly as possible. Therefore, designing an efficient output selection method is highly desirable. Conventional output selection methods only consider local information (buffer vacancy) or global information (path diversity) separately, which makes them difficult to spread traffic to different paths for load balance. In this paper, we propose an efficient output selection method integrating global information of path diversity and local information of buffer vacancy, to solve congestion problem in NoCs.

KW - Adaptive routing method

KW - Network-on-chip

KW - Output selection method

KW - Path diversity

UR - http://www.scopus.com/inward/record.url?scp=85048869916&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048869916&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2017.8368801

DO - 10.1109/ISOCC.2017.8368801

M3 - Conference contribution

AN - SCOPUS:85048869916

SP - 125

EP - 126

BT - Proceedings - International SoC Design Conference 2017, ISOCC 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -