HyDMA: Low-latency intercore DMA based on a hybrid packet-circuit switching network-on-chip

Zhenqi Wei, Peilin Liu, Rongdi Sun, Zunquan Zhou, Ke Jin, Dajiang Zhou

    Research output: Contribution to journalLetter

    Abstract

    With a growing number of cores integrated in a single chip, the efficiency of inter-core direct memory access (DMA) transfers has an increasingly significant impact on the overall performance of parallel applications running on network-on-chip (NoC) processors. In this paper we propose HyDMA, a low-latency inter-core DMA approach based on a hybrid packetcircuit switching NoC. With dynamic setup and lengthening of circuit channels composing of bidirectional links, HyDMA can achieve both high flexibility of packet switching and low communication latency of circuit switching for concurrent DMA transfers. Experimental results prove HyDMA exhibits high efficiency with marginal hardware overhead.

    Original languageEnglish
    JournalIEICE Electronics Express
    Volume13
    Issue number14
    DOIs
    Publication statusPublished - 2016

    Fingerprint

    switching circuits
    Switching networks
    chips
    Data storage equipment
    Networks (circuits)
    packet switching
    Switching circuits
    Packet switching
    central processing units
    flexibility
    hardware
    communication
    Hardware
    Communication
    Network-on-chip

    Keywords

    • Bidirectional link
    • Circuit setup
    • DMA
    • NoC
    • Packet-circuit switching

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Electrical and Electronic Engineering

    Cite this

    HyDMA : Low-latency intercore DMA based on a hybrid packet-circuit switching network-on-chip. / Wei, Zhenqi; Liu, Peilin; Sun, Rongdi; Zhou, Zunquan; Jin, Ke; Zhou, Dajiang.

    In: IEICE Electronics Express, Vol. 13, No. 14, 2016.

    Research output: Contribution to journalLetter

    Wei, Zhenqi ; Liu, Peilin ; Sun, Rongdi ; Zhou, Zunquan ; Jin, Ke ; Zhou, Dajiang. / HyDMA : Low-latency intercore DMA based on a hybrid packet-circuit switching network-on-chip. In: IEICE Electronics Express. 2016 ; Vol. 13, No. 14.
    @article{8226feed19664a87a9204e5f25f72e40,
    title = "HyDMA: Low-latency intercore DMA based on a hybrid packet-circuit switching network-on-chip",
    abstract = "With a growing number of cores integrated in a single chip, the efficiency of inter-core direct memory access (DMA) transfers has an increasingly significant impact on the overall performance of parallel applications running on network-on-chip (NoC) processors. In this paper we propose HyDMA, a low-latency inter-core DMA approach based on a hybrid packetcircuit switching NoC. With dynamic setup and lengthening of circuit channels composing of bidirectional links, HyDMA can achieve both high flexibility of packet switching and low communication latency of circuit switching for concurrent DMA transfers. Experimental results prove HyDMA exhibits high efficiency with marginal hardware overhead.",
    keywords = "Bidirectional link, Circuit setup, DMA, NoC, Packet-circuit switching",
    author = "Zhenqi Wei and Peilin Liu and Rongdi Sun and Zunquan Zhou and Ke Jin and Dajiang Zhou",
    year = "2016",
    doi = "10.1587/elex.13.20160529",
    language = "English",
    volume = "13",
    journal = "IEICE Electronics Express",
    issn = "1349-2543",
    publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
    number = "14",

    }

    TY - JOUR

    T1 - HyDMA

    T2 - Low-latency intercore DMA based on a hybrid packet-circuit switching network-on-chip

    AU - Wei, Zhenqi

    AU - Liu, Peilin

    AU - Sun, Rongdi

    AU - Zhou, Zunquan

    AU - Jin, Ke

    AU - Zhou, Dajiang

    PY - 2016

    Y1 - 2016

    N2 - With a growing number of cores integrated in a single chip, the efficiency of inter-core direct memory access (DMA) transfers has an increasingly significant impact on the overall performance of parallel applications running on network-on-chip (NoC) processors. In this paper we propose HyDMA, a low-latency inter-core DMA approach based on a hybrid packetcircuit switching NoC. With dynamic setup and lengthening of circuit channels composing of bidirectional links, HyDMA can achieve both high flexibility of packet switching and low communication latency of circuit switching for concurrent DMA transfers. Experimental results prove HyDMA exhibits high efficiency with marginal hardware overhead.

    AB - With a growing number of cores integrated in a single chip, the efficiency of inter-core direct memory access (DMA) transfers has an increasingly significant impact on the overall performance of parallel applications running on network-on-chip (NoC) processors. In this paper we propose HyDMA, a low-latency inter-core DMA approach based on a hybrid packetcircuit switching NoC. With dynamic setup and lengthening of circuit channels composing of bidirectional links, HyDMA can achieve both high flexibility of packet switching and low communication latency of circuit switching for concurrent DMA transfers. Experimental results prove HyDMA exhibits high efficiency with marginal hardware overhead.

    KW - Bidirectional link

    KW - Circuit setup

    KW - DMA

    KW - NoC

    KW - Packet-circuit switching

    UR - http://www.scopus.com/inward/record.url?scp=84979498529&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84979498529&partnerID=8YFLogxK

    U2 - 10.1587/elex.13.20160529

    DO - 10.1587/elex.13.20160529

    M3 - Letter

    AN - SCOPUS:84979498529

    VL - 13

    JO - IEICE Electronics Express

    JF - IEICE Electronics Express

    SN - 1349-2543

    IS - 14

    ER -