HyMacs

Hybrid memory access optimization based on custom-instruction scheduling

Kang Zhao, Jinian Bian, Sheqin Dong, Yang Song, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents an efficient hybrid memory access optimization system called HyMacs, which integrates the hardware and software optimization strategies in the embedded system design. First, HyMacs features a pre-configuration stage which is equipped with a memory configuration algorithm to satisfy area constraints. Then a custom instruction generation process is integrated in the system via a seedgrowth algorithm under the intelligent guide functions. The custom instruction benefits to the reduction of the whole memory access latency and thus relieves the burden of system through hardware mode. Finally, a data-dependencydriven scheduling algorithm is also integrated to compress the whole latency through access mode conversion. We have tested the system on a set of commonly used benchmarks, and compared the results with the previous memory access system MACCESS-opt proposed in DAC'05. The experimental results indicate 20% enhancement obtained for the total memory access latency reduction compared with MACCESS-opt, where the custom instruction generation and scheduling contribute about 15% and 5% respectively.

Original languageEnglish
Title of host publicationProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Pages89-94
Number of pages6
DOIs
Publication statusPublished - 2008
EventGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008 - Orlando, FL
Duration: 2008 Mar 42008 Mar 6

Other

OtherGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008
CityOrlando, FL
Period08/3/408/3/6

Fingerprint

Scheduling
Data storage equipment
Scheduling algorithms
Embedded systems
Computer hardware
Computer systems
Systems analysis
Hardware

Keywords

  • ASIP
  • CAD algorithm
  • Hardware/software co-design

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Zhao, K., Bian, J., Dong, S., Song, Y., & Goto, S. (2008). HyMacs: Hybrid memory access optimization based on custom-instruction scheduling. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI (pp. 89-94) https://doi.org/10.1145/1366110.1366133

HyMacs : Hybrid memory access optimization based on custom-instruction scheduling. / Zhao, Kang; Bian, Jinian; Dong, Sheqin; Song, Yang; Goto, Satoshi.

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. p. 89-94.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhao, K, Bian, J, Dong, S, Song, Y & Goto, S 2008, HyMacs: Hybrid memory access optimization based on custom-instruction scheduling. in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. pp. 89-94, GLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008, Orlando, FL, 08/3/4. https://doi.org/10.1145/1366110.1366133
Zhao K, Bian J, Dong S, Song Y, Goto S. HyMacs: Hybrid memory access optimization based on custom-instruction scheduling. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. p. 89-94 https://doi.org/10.1145/1366110.1366133
Zhao, Kang ; Bian, Jinian ; Dong, Sheqin ; Song, Yang ; Goto, Satoshi. / HyMacs : Hybrid memory access optimization based on custom-instruction scheduling. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. pp. 89-94
@inproceedings{4830c1031b0a4ccb93dc722c526a431d,
title = "HyMacs: Hybrid memory access optimization based on custom-instruction scheduling",
abstract = "This paper presents an efficient hybrid memory access optimization system called HyMacs, which integrates the hardware and software optimization strategies in the embedded system design. First, HyMacs features a pre-configuration stage which is equipped with a memory configuration algorithm to satisfy area constraints. Then a custom instruction generation process is integrated in the system via a seedgrowth algorithm under the intelligent guide functions. The custom instruction benefits to the reduction of the whole memory access latency and thus relieves the burden of system through hardware mode. Finally, a data-dependencydriven scheduling algorithm is also integrated to compress the whole latency through access mode conversion. We have tested the system on a set of commonly used benchmarks, and compared the results with the previous memory access system MACCESS-opt proposed in DAC'05. The experimental results indicate 20{\%} enhancement obtained for the total memory access latency reduction compared with MACCESS-opt, where the custom instruction generation and scheduling contribute about 15{\%} and 5{\%} respectively.",
keywords = "ASIP, CAD algorithm, Hardware/software co-design",
author = "Kang Zhao and Jinian Bian and Sheqin Dong and Yang Song and Satoshi Goto",
year = "2008",
doi = "10.1145/1366110.1366133",
language = "English",
isbn = "9781595939999",
pages = "89--94",
booktitle = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

}

TY - GEN

T1 - HyMacs

T2 - Hybrid memory access optimization based on custom-instruction scheduling

AU - Zhao, Kang

AU - Bian, Jinian

AU - Dong, Sheqin

AU - Song, Yang

AU - Goto, Satoshi

PY - 2008

Y1 - 2008

N2 - This paper presents an efficient hybrid memory access optimization system called HyMacs, which integrates the hardware and software optimization strategies in the embedded system design. First, HyMacs features a pre-configuration stage which is equipped with a memory configuration algorithm to satisfy area constraints. Then a custom instruction generation process is integrated in the system via a seedgrowth algorithm under the intelligent guide functions. The custom instruction benefits to the reduction of the whole memory access latency and thus relieves the burden of system through hardware mode. Finally, a data-dependencydriven scheduling algorithm is also integrated to compress the whole latency through access mode conversion. We have tested the system on a set of commonly used benchmarks, and compared the results with the previous memory access system MACCESS-opt proposed in DAC'05. The experimental results indicate 20% enhancement obtained for the total memory access latency reduction compared with MACCESS-opt, where the custom instruction generation and scheduling contribute about 15% and 5% respectively.

AB - This paper presents an efficient hybrid memory access optimization system called HyMacs, which integrates the hardware and software optimization strategies in the embedded system design. First, HyMacs features a pre-configuration stage which is equipped with a memory configuration algorithm to satisfy area constraints. Then a custom instruction generation process is integrated in the system via a seedgrowth algorithm under the intelligent guide functions. The custom instruction benefits to the reduction of the whole memory access latency and thus relieves the burden of system through hardware mode. Finally, a data-dependencydriven scheduling algorithm is also integrated to compress the whole latency through access mode conversion. We have tested the system on a set of commonly used benchmarks, and compared the results with the previous memory access system MACCESS-opt proposed in DAC'05. The experimental results indicate 20% enhancement obtained for the total memory access latency reduction compared with MACCESS-opt, where the custom instruction generation and scheduling contribute about 15% and 5% respectively.

KW - ASIP

KW - CAD algorithm

KW - Hardware/software co-design

UR - http://www.scopus.com/inward/record.url?scp=56749143792&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56749143792&partnerID=8YFLogxK

U2 - 10.1145/1366110.1366133

DO - 10.1145/1366110.1366133

M3 - Conference contribution

SN - 9781595939999

SP - 89

EP - 94

BT - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

ER -