Increase of crosstalk noise due to imbalanced threshold voltage between nMOS and pMOS in subthreshold logic circuits

Hiroshi Fuketa, Ryo Takahashi, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai

Research output: Contribution to journalArticle

6 Citations (Scopus)


An abnormal increase in crosstalk noise in subthreshold logic circuits is observed for the first time. When the threshold voltages (VTH) of nMOS and pMOS are imbalanced and the on-resistance of the aggressor driver is much lower than that of the victim driver, large crosstalk noise is observed, because the on-resistance has an exponential dependence on VTH in the subthreshold region being different from normal voltage operations. A simple crosstalk noise model is also proposed and verified with SPICE simulations. In a crosstalk noise test chip with a 1.5-mm interconnect in 40-nm CMOS at a power supply voltage (V DD) of 0.3 V, the measured noise amplitude increases from 32% of V DD to 71% of V DD, when V TH imbalance is realized by tuning body bias in pMOS. This body bias tuning can be used to mitigate the crosstalk problem in chip designs. For noise induced by a rising edge, the noise becomes largest under the slow-nMOS/fast-pMOS corner condition, while for noise induced by a falling edge, the noise becomes largest under the fast-nMOS/slow-pMOS corner condition, which is explained by the proposed model.

Original languageEnglish
Article number6515395
Pages (from-to)1986-1994
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Issue number8
Publication statusPublished - 2013
Externally publishedYes



  • Crosstalk
  • Manufacturing variability
  • Noise measurement
  • Signal integrity
  • Subthreshold circuit

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this