Integrated interlayer via planning and pin assignment for 3D ICs

Xu He, Sheqin Dong, Xianlong Hong, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    As technology advances, 3D ICs are introduced for alleviating the interconnect problem coming with shrinking feature size and increasing integration density. In 3D ICs, one of the key challenges is the vertical interlayer via used for different device layers connection. In this paper, we use min-cost maximum flow algorithm for integrated interlayer via planning and pin assignment for all two-pin nets from one source block to all the other blocks, which make sure interlayer via is inserted as successfully as possible with the shortest wire length. By iteratively using this algorithm with other auxiliary methods on each block, we can deal with the problem for all nets among blocks in 3D ICs. Experimental results show its efficiency and effectiveness. To our knowledge, this is the first algorithm of interlayer via planning with pin assignment for 3D ICs.

    Original languageEnglish
    Title of host publicationInternational Workshop on System Level Interconnect Prediction, SLIP
    Pages99-104
    Number of pages6
    DOIs
    Publication statusPublished - 2009
    Event2009 ACM/IEEE Workshop on System Level Interconnect Prediction, SLIP'09 - San Francisco, CA
    Duration: 2009 Jul 262009 Jul 27

    Other

    Other2009 ACM/IEEE Workshop on System Level Interconnect Prediction, SLIP'09
    CitySan Francisco, CA
    Period09/7/2609/7/27

    Fingerprint

    Assignment
    Planning
    Maximum Flow
    Shrinking
    Interconnect
    Vertical
    Wire
    Costs
    Experimental Results
    Knowledge

    Keywords

    • Algorithms
    • B.7.2 [Integrated circuits]: design aids - placement and routing
    • Design
    • Experimentation

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering
    • Computer Science Applications
    • Applied Mathematics

    Cite this

    He, X., Dong, S., Hong, X., & Goto, S. (2009). Integrated interlayer via planning and pin assignment for 3D ICs. In International Workshop on System Level Interconnect Prediction, SLIP (pp. 99-104) https://doi.org/10.1145/1572471.1572488

    Integrated interlayer via planning and pin assignment for 3D ICs. / He, Xu; Dong, Sheqin; Hong, Xianlong; Goto, Satoshi.

    International Workshop on System Level Interconnect Prediction, SLIP. 2009. p. 99-104.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    He, X, Dong, S, Hong, X & Goto, S 2009, Integrated interlayer via planning and pin assignment for 3D ICs. in International Workshop on System Level Interconnect Prediction, SLIP. pp. 99-104, 2009 ACM/IEEE Workshop on System Level Interconnect Prediction, SLIP'09, San Francisco, CA, 09/7/26. https://doi.org/10.1145/1572471.1572488
    He X, Dong S, Hong X, Goto S. Integrated interlayer via planning and pin assignment for 3D ICs. In International Workshop on System Level Interconnect Prediction, SLIP. 2009. p. 99-104 https://doi.org/10.1145/1572471.1572488
    He, Xu ; Dong, Sheqin ; Hong, Xianlong ; Goto, Satoshi. / Integrated interlayer via planning and pin assignment for 3D ICs. International Workshop on System Level Interconnect Prediction, SLIP. 2009. pp. 99-104
    @inproceedings{a4e44bbf4a3643a0910c188cb6e3faff,
    title = "Integrated interlayer via planning and pin assignment for 3D ICs",
    abstract = "As technology advances, 3D ICs are introduced for alleviating the interconnect problem coming with shrinking feature size and increasing integration density. In 3D ICs, one of the key challenges is the vertical interlayer via used for different device layers connection. In this paper, we use min-cost maximum flow algorithm for integrated interlayer via planning and pin assignment for all two-pin nets from one source block to all the other blocks, which make sure interlayer via is inserted as successfully as possible with the shortest wire length. By iteratively using this algorithm with other auxiliary methods on each block, we can deal with the problem for all nets among blocks in 3D ICs. Experimental results show its efficiency and effectiveness. To our knowledge, this is the first algorithm of interlayer via planning with pin assignment for 3D ICs.",
    keywords = "Algorithms, B.7.2 [Integrated circuits]: design aids - placement and routing, Design, Experimentation",
    author = "Xu He and Sheqin Dong and Xianlong Hong and Satoshi Goto",
    year = "2009",
    doi = "10.1145/1572471.1572488",
    language = "English",
    isbn = "9781605585765",
    pages = "99--104",
    booktitle = "International Workshop on System Level Interconnect Prediction, SLIP",

    }

    TY - GEN

    T1 - Integrated interlayer via planning and pin assignment for 3D ICs

    AU - He, Xu

    AU - Dong, Sheqin

    AU - Hong, Xianlong

    AU - Goto, Satoshi

    PY - 2009

    Y1 - 2009

    N2 - As technology advances, 3D ICs are introduced for alleviating the interconnect problem coming with shrinking feature size and increasing integration density. In 3D ICs, one of the key challenges is the vertical interlayer via used for different device layers connection. In this paper, we use min-cost maximum flow algorithm for integrated interlayer via planning and pin assignment for all two-pin nets from one source block to all the other blocks, which make sure interlayer via is inserted as successfully as possible with the shortest wire length. By iteratively using this algorithm with other auxiliary methods on each block, we can deal with the problem for all nets among blocks in 3D ICs. Experimental results show its efficiency and effectiveness. To our knowledge, this is the first algorithm of interlayer via planning with pin assignment for 3D ICs.

    AB - As technology advances, 3D ICs are introduced for alleviating the interconnect problem coming with shrinking feature size and increasing integration density. In 3D ICs, one of the key challenges is the vertical interlayer via used for different device layers connection. In this paper, we use min-cost maximum flow algorithm for integrated interlayer via planning and pin assignment for all two-pin nets from one source block to all the other blocks, which make sure interlayer via is inserted as successfully as possible with the shortest wire length. By iteratively using this algorithm with other auxiliary methods on each block, we can deal with the problem for all nets among blocks in 3D ICs. Experimental results show its efficiency and effectiveness. To our knowledge, this is the first algorithm of interlayer via planning with pin assignment for 3D ICs.

    KW - Algorithms

    KW - B.7.2 [Integrated circuits]: design aids - placement and routing

    KW - Design

    KW - Experimentation

    UR - http://www.scopus.com/inward/record.url?scp=77950846672&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77950846672&partnerID=8YFLogxK

    U2 - 10.1145/1572471.1572488

    DO - 10.1145/1572471.1572488

    M3 - Conference contribution

    SN - 9781605585765

    SP - 99

    EP - 104

    BT - International Workshop on System Level Interconnect Prediction, SLIP

    ER -