ISDN SUBSCRIBER LOOP TRANSMISSION SYSTEM BASED ON A TWO-CHIP APPROACH.

M. Fukuda; T. Tsuda; T. Watanabe; T. Gotohda; H. Gambe

ISDN SUBSCRIBER LOOP TRANSMISSION SYSTEM BASED ON A TWO-CHIP APPROACH.

M. Fukuda^*, T. Tsuda, T. Watanabe, T. Gotohda, H. Gambe

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A 144-kb/s digital subscriber loop (DSL) transmission system has been developed using two CMOS LSIs, a programmable multiplexing processor, and an echo canceler. The system uses AMI (automatic mark inversion) line code and a unique frame format for stable timing extraction. Experiments have shown that the system is capable of error-free bidirectional transmission over more than 6 km on a 0. 5-mm-diameter cable at 160 kb/s. The features of the multiplexer-processor and the echo-canceller LSIs, the DSL functions, and some performance characteristics of the system are discussed.

Original language	English
Title of host publication	Unknown Host Publication Title
Place of Publication	Tokyo, Jpn
Publisher	Ohmsha Ltd
Pages	1741-1745
Number of pages	5
ISBN (Print)	4274031888
Publication status	Published - 1987

ASJC Scopus subject areas

Engineering(all)

Cite this

@inproceedings{d8b72c554b9c47b687a9987cd0f13b95,

title = "ISDN SUBSCRIBER LOOP TRANSMISSION SYSTEM BASED ON A TWO-CHIP APPROACH.",

abstract = "A 144-kb/s digital subscriber loop (DSL) transmission system has been developed using two CMOS LSIs, a programmable multiplexing processor, and an echo canceler. The system uses AMI (automatic mark inversion) line code and a unique frame format for stable timing extraction. Experiments have shown that the system is capable of error-free bidirectional transmission over more than 6 km on a 0. 5-mm-diameter cable at 160 kb/s. The features of the multiplexer-processor and the echo-canceller LSIs, the DSL functions, and some performance characteristics of the system are discussed.",

author = "M. Fukuda and T. Tsuda and T. Watanabe and T. Gotohda and H. Gambe",

year = "1987",

language = "English",

isbn = "4274031888",

pages = "1741--1745",

booktitle = "Unknown Host Publication Title",

publisher = "Ohmsha Ltd",

}

TY - GEN

T1 - ISDN SUBSCRIBER LOOP TRANSMISSION SYSTEM BASED ON A TWO-CHIP APPROACH.

AU - Fukuda, M.

AU - Tsuda, T.

AU - Watanabe, T.

AU - Gotohda, T.

AU - Gambe, H.

PY - 1987

Y1 - 1987

N2 - A 144-kb/s digital subscriber loop (DSL) transmission system has been developed using two CMOS LSIs, a programmable multiplexing processor, and an echo canceler. The system uses AMI (automatic mark inversion) line code and a unique frame format for stable timing extraction. Experiments have shown that the system is capable of error-free bidirectional transmission over more than 6 km on a 0. 5-mm-diameter cable at 160 kb/s. The features of the multiplexer-processor and the echo-canceller LSIs, the DSL functions, and some performance characteristics of the system are discussed.

AB - A 144-kb/s digital subscriber loop (DSL) transmission system has been developed using two CMOS LSIs, a programmable multiplexing processor, and an echo canceler. The system uses AMI (automatic mark inversion) line code and a unique frame format for stable timing extraction. Experiments have shown that the system is capable of error-free bidirectional transmission over more than 6 km on a 0. 5-mm-diameter cable at 160 kb/s. The features of the multiplexer-processor and the echo-canceller LSIs, the DSL functions, and some performance characteristics of the system are discussed.

UR - http://www.scopus.com/inward/record.url?scp=0023603683&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023603683&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023603683

SN - 4274031888

SP - 1741

EP - 1745

BT - Unknown Host Publication Title

PB - Ohmsha Ltd

CY - Tokyo, Jpn

ER -

ISDN SUBSCRIBER LOOP TRANSMISSION SYSTEM BASED ON A TWO-CHIP APPROACH.

Abstract

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this