LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE.

Masahiko Yoshimoto, Kenji Anami, Kiyoto Watabe, Tsutomu Yoshihara, Shigeo Nagao, Yoichi Akasaka

Research output: Contribution to journalArticle

Abstract

A well-source structure that provides a design goal for enhancing latch-up immunity in VLSI full CMOS RAM without additional fabrication steps and performance degradations is described. The key features are to supply a cell power charge from n-well and to arrange cell power lines in such a way as to prevent the parasitic p-n-p transistor from turning on. The availability of the well-source structure was examined by using test devices and 64-kb full-CMOS RAM chips fabricated with 2- mu m n-well technology. No latchup was induced in a cell array portion with the well-source structure. Sixfold increase in the latchup immunity was observed for the RAM with the well-source structure versus the RAM with the conventional cell design.

Original languageEnglish
Pages (from-to)538-542
Number of pages5
JournalIEEE Journal of Solid-State Circuits
VolumeSC-22
Issue number4
Publication statusPublished - 1987 Aug
Externally publishedYes

Fingerprint

Flip flop circuits
Random access storage
Transistors
Availability
Fabrication
Degradation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yoshimoto, M., Anami, K., Watabe, K., Yoshihara, T., Nagao, S., & Akasaka, Y. (1987). LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE. IEEE Journal of Solid-State Circuits, SC-22(4), 538-542.

LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE. / Yoshimoto, Masahiko; Anami, Kenji; Watabe, Kiyoto; Yoshihara, Tsutomu; Nagao, Shigeo; Akasaka, Yoichi.

In: IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 4, 08.1987, p. 538-542.

Research output: Contribution to journalArticle

Yoshimoto, M, Anami, K, Watabe, K, Yoshihara, T, Nagao, S & Akasaka, Y 1987, 'LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE.', IEEE Journal of Solid-State Circuits, vol. SC-22, no. 4, pp. 538-542.
Yoshimoto M, Anami K, Watabe K, Yoshihara T, Nagao S, Akasaka Y. LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE. IEEE Journal of Solid-State Circuits. 1987 Aug;SC-22(4):538-542.
Yoshimoto, Masahiko ; Anami, Kenji ; Watabe, Kiyoto ; Yoshihara, Tsutomu ; Nagao, Shigeo ; Akasaka, Yoichi. / LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE. In: IEEE Journal of Solid-State Circuits. 1987 ; Vol. SC-22, No. 4. pp. 538-542.
@article{0c206ac593aa47d3a874fc9503c552f6,
title = "LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE.",
abstract = "A well-source structure that provides a design goal for enhancing latch-up immunity in VLSI full CMOS RAM without additional fabrication steps and performance degradations is described. The key features are to supply a cell power charge from n-well and to arrange cell power lines in such a way as to prevent the parasitic p-n-p transistor from turning on. The availability of the well-source structure was examined by using test devices and 64-kb full-CMOS RAM chips fabricated with 2- mu m n-well technology. No latchup was induced in a cell array portion with the well-source structure. Sixfold increase in the latchup immunity was observed for the RAM with the well-source structure versus the RAM with the conventional cell design.",
author = "Masahiko Yoshimoto and Kenji Anami and Kiyoto Watabe and Tsutomu Yoshihara and Shigeo Nagao and Yoichi Akasaka",
year = "1987",
month = "8",
language = "English",
volume = "SC-22",
pages = "538--542",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - LATCH-UP-FREE CMOS RAM CELL WITH WELL-SOURCE STRUCTURE.

AU - Yoshimoto, Masahiko

AU - Anami, Kenji

AU - Watabe, Kiyoto

AU - Yoshihara, Tsutomu

AU - Nagao, Shigeo

AU - Akasaka, Yoichi

PY - 1987/8

Y1 - 1987/8

N2 - A well-source structure that provides a design goal for enhancing latch-up immunity in VLSI full CMOS RAM without additional fabrication steps and performance degradations is described. The key features are to supply a cell power charge from n-well and to arrange cell power lines in such a way as to prevent the parasitic p-n-p transistor from turning on. The availability of the well-source structure was examined by using test devices and 64-kb full-CMOS RAM chips fabricated with 2- mu m n-well technology. No latchup was induced in a cell array portion with the well-source structure. Sixfold increase in the latchup immunity was observed for the RAM with the well-source structure versus the RAM with the conventional cell design.

AB - A well-source structure that provides a design goal for enhancing latch-up immunity in VLSI full CMOS RAM without additional fabrication steps and performance degradations is described. The key features are to supply a cell power charge from n-well and to arrange cell power lines in such a way as to prevent the parasitic p-n-p transistor from turning on. The availability of the well-source structure was examined by using test devices and 64-kb full-CMOS RAM chips fabricated with 2- mu m n-well technology. No latchup was induced in a cell array portion with the well-source structure. Sixfold increase in the latchup immunity was observed for the RAM with the well-source structure versus the RAM with the conventional cell design.

UR - http://www.scopus.com/inward/record.url?scp=0023401620&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023401620&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0023401620

VL - SC-22

SP - 538

EP - 542

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -