Leakage power aware scheduling in high-level synthesis

Nan Wang, Song Chen, Cong Hao, Haoran Zhang, Takeshi Yoshimura

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

In this paper, we address the problem of scheduling operations into control steps with a dual threshold voltage (dual-Vth) technique, under timing and resource constraints. We present a two-stage algorithm for leakage power optimization. In the threshold voltage (Vth) assignment stage, the proposed algorithm first initializes all the operations to high-V th, and then it iteratively shortens the critical path delay by reassigning the set of operations covering all the critical paths to low-V th until the timing constraint is met. In the scheduling stage, a modified force-directed scheduling is implemented to schedule operations and to adjust threshold voltage assignments with a consideration of the resource constraints. To eliminate the potential resource constraint violations, the operations' threshold voltage adjustment problem is formulated as a "weighted interval scheduling" problem. The experimental results show that our proposed method performs better in both running time and leakage power reduction compared with MWIS [3].

Original languageEnglish
Pages (from-to)940-951
Number of pages12
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE97-A
Issue number4
DOIs
Publication statusPublished - 2014

Keywords

  • Dual-Vth
  • Leakage power
  • Max-flow min-cut

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Fingerprint Dive into the research topics of 'Leakage power aware scheduling in high-level synthesis'. Together they form a unique fingerprint.

Cite this