Live demonstration: FPGA based 3840×2160 video decoding and displaying system

Haoming Zhang, Dajiang Zhou, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

    Original languageEnglish
    Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages169-170
    Number of pages2
    Volume2015-February
    EditionFebruary
    DOIs
    Publication statusPublished - 2015 Feb 5
    Event2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014 - Ishigaki Island, Okinawa, Japan
    Duration: 2014 Nov 172014 Nov 20

    Other

    Other2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014
    CountryJapan
    CityIshigaki Island, Okinawa
    Period14/11/1714/11/20

    Fingerprint

    Decoding
    Field programmable gate arrays (FPGA)
    Demonstrations
    Data storage equipment
    Bandwidth
    Cables
    Display devices
    Processing

    Keywords

    • FPGA
    • H.264
    • UHDTV
    • Video Decoder

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Zhang, H., Zhou, D., & Goto, S. (2015). Live demonstration: FPGA based 3840×2160 video decoding and displaying system. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (February ed., Vol. 2015-February, pp. 169-170). [7032745] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APCCAS.2014.7032745

    Live demonstration : FPGA based 3840×2160 video decoding and displaying system. / Zhang, Haoming; Zhou, Dajiang; Goto, Satoshi.

    IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. Vol. 2015-February February. ed. Institute of Electrical and Electronics Engineers Inc., 2015. p. 169-170 7032745.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Zhang, H, Zhou, D & Goto, S 2015, Live demonstration: FPGA based 3840×2160 video decoding and displaying system. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. February edn, vol. 2015-February, 7032745, Institute of Electrical and Electronics Engineers Inc., pp. 169-170, 2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014, Ishigaki Island, Okinawa, Japan, 14/11/17. https://doi.org/10.1109/APCCAS.2014.7032745
    Zhang H, Zhou D, Goto S. Live demonstration: FPGA based 3840×2160 video decoding and displaying system. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. February ed. Vol. 2015-February. Institute of Electrical and Electronics Engineers Inc. 2015. p. 169-170. 7032745 https://doi.org/10.1109/APCCAS.2014.7032745
    Zhang, Haoming ; Zhou, Dajiang ; Goto, Satoshi. / Live demonstration : FPGA based 3840×2160 video decoding and displaying system. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. Vol. 2015-February February. ed. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 169-170
    @inproceedings{aaf1d5a4c30546f3b040867df16a572a,
    title = "Live demonstration: FPGA based 3840×2160 video decoding and displaying system",
    abstract = "A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.",
    keywords = "FPGA, H.264, UHDTV, Video Decoder",
    author = "Haoming Zhang and Dajiang Zhou and Satoshi Goto",
    year = "2015",
    month = "2",
    day = "5",
    doi = "10.1109/APCCAS.2014.7032745",
    language = "English",
    volume = "2015-February",
    pages = "169--170",
    booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",
    edition = "February",

    }

    TY - GEN

    T1 - Live demonstration

    T2 - FPGA based 3840×2160 video decoding and displaying system

    AU - Zhang, Haoming

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2015/2/5

    Y1 - 2015/2/5

    N2 - A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

    AB - A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

    KW - FPGA

    KW - H.264

    KW - UHDTV

    KW - Video Decoder

    UR - http://www.scopus.com/inward/record.url?scp=84937933528&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84937933528&partnerID=8YFLogxK

    U2 - 10.1109/APCCAS.2014.7032745

    DO - 10.1109/APCCAS.2014.7032745

    M3 - Conference contribution

    AN - SCOPUS:84937933528

    VL - 2015-February

    SP - 169

    EP - 170

    BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -