Live demonstration: FPGA based 3840×2160 video decoding and displaying system

Haoming Zhang; Dajiang Zhou; Satoshi Goto

doi:10.1109/APCCAS.2014.7032745

Live demonstration: FPGA based 3840×2160 video decoding and displaying system

Haoming Zhang, Dajiang Zhou, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

Original language	English
Title of host publication	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	169-170
Number of pages	2
Volume	2015-February
Edition	February
DOIs	https://doi.org/10.1109/APCCAS.2014.7032745
Publication status	Published - 2015 Feb 5
Event	2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014 - Ishigaki Island, Okinawa, Japan Duration: 2014 Nov 17 → 2014 Nov 20

Other

Other	2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014
Country/Territory	Japan
City	Ishigaki Island, Okinawa
Period	14/11/17 → 14/11/20

Keywords

FPGA
H.264
UHDTV
Video Decoder

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/APCCAS.2014.7032745

Cite this

Live demonstration : FPGA based 3840×2160 video decoding and displaying system. / Zhang, Haoming; Zhou, Dajiang; Goto, Satoshi.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. Vol. 2015-February February. ed. Institute of Electrical and Electronics Engineers Inc., 2015. p. 169-170 7032745.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Zhang, H, Zhou, D & Goto, S 2015, Live demonstration: FPGA based 3840×2160 video decoding and displaying system. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. February edn, vol. 2015-February, 7032745, Institute of Electrical and Electronics Engineers Inc., pp. 169-170, 2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014, Ishigaki Island, Okinawa, Japan, 14/11/17. https://doi.org/10.1109/APCCAS.2014.7032745

@inproceedings{aaf1d5a4c30546f3b040867df16a572a,

title = "Live demonstration: FPGA based 3840×2160 video decoding and displaying system",

abstract = "A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.",

keywords = "FPGA, H.264, UHDTV, Video Decoder",

author = "Haoming Zhang and Dajiang Zhou and Satoshi Goto",

year = "2015",

month = feb,

day = "5",

doi = "10.1109/APCCAS.2014.7032745",

language = "English",

volume = "2015-February",

pages = "169--170",

booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

edition = "February",

note = "2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014 ; Conference date: 17-11-2014 Through 20-11-2014",

}

TY - GEN

T1 - Live demonstration

T2 - 2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014

AU - Zhang, Haoming

AU - Zhou, Dajiang

AU - Goto, Satoshi

PY - 2015/2/5

Y1 - 2015/2/5

N2 - A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

AB - A demonstration of FPGA-based 3840×2160 UHDTV (Ultra-high definition TV) H.264 video decoding and displaying system is proposed in this paper. The proposed system can decode and display 3840×2160 video by two Altera Stratix III DE3 FPGA boards, which are connected together with each other by HSTC cable. Video processing system requires high memory bandwidth. This paper locate decoder module and display module in different FPGA board and try to use two off-chip memory of the two boards, in order to provide more memory bandwidth.

KW - FPGA

KW - H.264

KW - UHDTV

KW - Video Decoder

UR - http://www.scopus.com/inward/record.url?scp=84937933528&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84937933528&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2014.7032745

DO - 10.1109/APCCAS.2014.7032745

M3 - Conference contribution

AN - SCOPUS:84937933528

VL - 2015-February

SP - 169

EP - 170

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 17 November 2014 through 20 November 2014

ER -

Live demonstration: FPGA based 3840×2160 video decoding and displaying system

Abstract

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this