Logic minimization for large-scale networks based on multi-signal implications

Masayuki Yuguchi, Kazutoshi Wakabayashi, Takeshi Yoshimura

Research output: Contribution to journalArticle

Abstract

This paper presents a novel implication-based method for logic minimization in large-scale multi-level networks. It significantly reduces network size through repeated addition and removal of redundant subnetworks utilizing multisignal implications and relationships among these implications. These are handled on a transitive implication graph proposed in this paper which offers the practical use of implications for logic minimization. The proposed method holds great promise for the achievement of an interactive logic design environment for large-scale networks.

Original languageEnglish
Pages (from-to)2390-2397
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE82-A
Issue number11
Publication statusPublished - 1999
Externally publishedYes

Fingerprint

Logic
Logic design
Logic Design
Graph in graph theory

Keywords

  • Implication
  • Implication graph
  • Logic minimization
  • Logic synthesis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Information Systems

Cite this

Logic minimization for large-scale networks based on multi-signal implications. / Yuguchi, Masayuki; Wakabayashi, Kazutoshi; Yoshimura, Takeshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E82-A, No. 11, 1999, p. 2390-2397.

Research output: Contribution to journalArticle

Yuguchi, Masayuki ; Wakabayashi, Kazutoshi ; Yoshimura, Takeshi. / Logic minimization for large-scale networks based on multi-signal implications. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 1999 ; Vol. E82-A, No. 11. pp. 2390-2397.
@article{2a751ddbe4ad41dba7d2923b2b838c1c,
title = "Logic minimization for large-scale networks based on multi-signal implications",
abstract = "This paper presents a novel implication-based method for logic minimization in large-scale multi-level networks. It significantly reduces network size through repeated addition and removal of redundant subnetworks utilizing multisignal implications and relationships among these implications. These are handled on a transitive implication graph proposed in this paper which offers the practical use of implications for logic minimization. The proposed method holds great promise for the achievement of an interactive logic design environment for large-scale networks.",
keywords = "Implication, Implication graph, Logic minimization, Logic synthesis",
author = "Masayuki Yuguchi and Kazutoshi Wakabayashi and Takeshi Yoshimura",
year = "1999",
language = "English",
volume = "E82-A",
pages = "2390--2397",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "11",

}

TY - JOUR

T1 - Logic minimization for large-scale networks based on multi-signal implications

AU - Yuguchi, Masayuki

AU - Wakabayashi, Kazutoshi

AU - Yoshimura, Takeshi

PY - 1999

Y1 - 1999

N2 - This paper presents a novel implication-based method for logic minimization in large-scale multi-level networks. It significantly reduces network size through repeated addition and removal of redundant subnetworks utilizing multisignal implications and relationships among these implications. These are handled on a transitive implication graph proposed in this paper which offers the practical use of implications for logic minimization. The proposed method holds great promise for the achievement of an interactive logic design environment for large-scale networks.

AB - This paper presents a novel implication-based method for logic minimization in large-scale multi-level networks. It significantly reduces network size through repeated addition and removal of redundant subnetworks utilizing multisignal implications and relationships among these implications. These are handled on a transitive implication graph proposed in this paper which offers the practical use of implications for logic minimization. The proposed method holds great promise for the achievement of an interactive logic design environment for large-scale networks.

KW - Implication

KW - Implication graph

KW - Logic minimization

KW - Logic synthesis

UR - http://www.scopus.com/inward/record.url?scp=33747425976&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33747425976&partnerID=8YFLogxK

M3 - Article

VL - E82-A

SP - 2390

EP - 2397

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 11

ER -