Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique

Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

Research output: Contribution to journalArticle

Abstract

Reducing the power dissipation for LDPC code decoder is a major challenging task to apply it to the practical digital communication systems. In this paper, we propose a low power LDPC code decoder architecture based on an intermediate message-compression technique which features as follows: (i) An intermediate message compression technique enables the decoder to reduce the required memory capacity and write power dissipation, (ii) A clock gated shift register based intermediate message memory architecture enables the decoder to decompress the compressed messages in a single clock cycle while reducing the read power dissipation. The combination of the above two techniques enables the decoder to reduce the power dissipation while keeping the decoding throughput. The simulation results show that the proposed architecture improves the power efficiency up to 52% and 18% compared to that of the decoder based on the overlapped schedule and the rapid convergence schedule without the proposed techniques respectively.

Original languageEnglish
Pages (from-to)1054-1061
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE91-A
Issue number4
DOIs
Publication statusPublished - 2008

Fingerprint

LDPC Codes
Dissipation
Energy dissipation
Compression
Clocks
Schedule
Digital communication systems
Memory architecture
Shift registers
Communication Systems
Decoding
Throughput
Cycle
Data storage equipment
Architecture
Simulation

Keywords

  • Clock gated shift register for intermediate message
  • Intermediate
  • Low-density parity-check code
  • Message compression technique
  • Message-passing algorithm

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

@article{160d1b307e15441a912a3e7b797f8fd8,
title = "Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique",
abstract = "Reducing the power dissipation for LDPC code decoder is a major challenging task to apply it to the practical digital communication systems. In this paper, we propose a low power LDPC code decoder architecture based on an intermediate message-compression technique which features as follows: (i) An intermediate message compression technique enables the decoder to reduce the required memory capacity and write power dissipation, (ii) A clock gated shift register based intermediate message memory architecture enables the decoder to decompress the compressed messages in a single clock cycle while reducing the read power dissipation. The combination of the above two techniques enables the decoder to reduce the power dissipation while keeping the decoding throughput. The simulation results show that the proposed architecture improves the power efficiency up to 52{\%} and 18{\%} compared to that of the decoder based on the overlapped schedule and the rapid convergence schedule without the proposed techniques respectively.",
keywords = "Clock gated shift register for intermediate message, Intermediate, Low-density parity-check code, Message compression technique, Message-passing algorithm",
author = "Kazunori Shimizu and Nozomu Togawa and Takeshi Ikenaga and Satoshi Goto",
year = "2008",
doi = "10.1093/ietfec/e91-a.4.1054",
language = "English",
volume = "E91-A",
pages = "1054--1061",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique

AU - Shimizu, Kazunori

AU - Togawa, Nozomu

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2008

Y1 - 2008

N2 - Reducing the power dissipation for LDPC code decoder is a major challenging task to apply it to the practical digital communication systems. In this paper, we propose a low power LDPC code decoder architecture based on an intermediate message-compression technique which features as follows: (i) An intermediate message compression technique enables the decoder to reduce the required memory capacity and write power dissipation, (ii) A clock gated shift register based intermediate message memory architecture enables the decoder to decompress the compressed messages in a single clock cycle while reducing the read power dissipation. The combination of the above two techniques enables the decoder to reduce the power dissipation while keeping the decoding throughput. The simulation results show that the proposed architecture improves the power efficiency up to 52% and 18% compared to that of the decoder based on the overlapped schedule and the rapid convergence schedule without the proposed techniques respectively.

AB - Reducing the power dissipation for LDPC code decoder is a major challenging task to apply it to the practical digital communication systems. In this paper, we propose a low power LDPC code decoder architecture based on an intermediate message-compression technique which features as follows: (i) An intermediate message compression technique enables the decoder to reduce the required memory capacity and write power dissipation, (ii) A clock gated shift register based intermediate message memory architecture enables the decoder to decompress the compressed messages in a single clock cycle while reducing the read power dissipation. The combination of the above two techniques enables the decoder to reduce the power dissipation while keeping the decoding throughput. The simulation results show that the proposed architecture improves the power efficiency up to 52% and 18% compared to that of the decoder based on the overlapped schedule and the rapid convergence schedule without the proposed techniques respectively.

KW - Clock gated shift register for intermediate message

KW - Intermediate

KW - Low-density parity-check code

KW - Message compression technique

KW - Message-passing algorithm

UR - http://www.scopus.com/inward/record.url?scp=78049352399&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78049352399&partnerID=8YFLogxK

U2 - 10.1093/ietfec/e91-a.4.1054

DO - 10.1093/ietfec/e91-a.4.1054

M3 - Article

AN - SCOPUS:78049352399

VL - E91-A

SP - 1054

EP - 1061

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 4

ER -