Low power parallel encoding system for video surveillance applications

Xin Jin, Kun Ba, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

Original languageEnglish
Title of host publication2010 International SoC Design Conference, ISOCC 2010
Pages229-232
Number of pages4
DOIs
Publication statusPublished - 2010
Event2010 International SoC Design Conference, ISOCC 2010 - Incheon
Duration: 2010 Nov 222010 Nov 23

Other

Other2010 International SoC Design Conference, ISOCC 2010
CityIncheon
Period10/11/2210/11/23

Fingerprint

Scalability
Computational complexity
Electric power utilization
Electric potential

Keywords

  • Difference detection
  • Low power video coding
  • Parallel video coding
  • Surveillance system
  • Workload estimation

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Jin, X., Ba, K., & Goto, S. (2010). Low power parallel encoding system for video surveillance applications. In 2010 International SoC Design Conference, ISOCC 2010 (pp. 229-232). [5682929] https://doi.org/10.1109/SOCDC.2010.5682929

Low power parallel encoding system for video surveillance applications. / Jin, Xin; Ba, Kun; Goto, Satoshi.

2010 International SoC Design Conference, ISOCC 2010. 2010. p. 229-232 5682929.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jin, X, Ba, K & Goto, S 2010, Low power parallel encoding system for video surveillance applications. in 2010 International SoC Design Conference, ISOCC 2010., 5682929, pp. 229-232, 2010 International SoC Design Conference, ISOCC 2010, Incheon, 10/11/22. https://doi.org/10.1109/SOCDC.2010.5682929
Jin X, Ba K, Goto S. Low power parallel encoding system for video surveillance applications. In 2010 International SoC Design Conference, ISOCC 2010. 2010. p. 229-232. 5682929 https://doi.org/10.1109/SOCDC.2010.5682929
Jin, Xin ; Ba, Kun ; Goto, Satoshi. / Low power parallel encoding system for video surveillance applications. 2010 International SoC Design Conference, ISOCC 2010. 2010. pp. 229-232
@inproceedings{2d94d098f5b44bd5bacb6411206f9d76,
title = "Low power parallel encoding system for video surveillance applications",
abstract = "In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40{\%} computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78{\%} of power reduction can be achieved.",
keywords = "Difference detection, Low power video coding, Parallel video coding, Surveillance system, Workload estimation",
author = "Xin Jin and Kun Ba and Satoshi Goto",
year = "2010",
doi = "10.1109/SOCDC.2010.5682929",
language = "English",
isbn = "9781424486335",
pages = "229--232",
booktitle = "2010 International SoC Design Conference, ISOCC 2010",

}

TY - GEN

T1 - Low power parallel encoding system for video surveillance applications

AU - Jin, Xin

AU - Ba, Kun

AU - Goto, Satoshi

PY - 2010

Y1 - 2010

N2 - In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

AB - In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

KW - Difference detection

KW - Low power video coding

KW - Parallel video coding

KW - Surveillance system

KW - Workload estimation

UR - http://www.scopus.com/inward/record.url?scp=79851488820&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79851488820&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2010.5682929

DO - 10.1109/SOCDC.2010.5682929

M3 - Conference contribution

SN - 9781424486335

SP - 229

EP - 232

BT - 2010 International SoC Design Conference, ISOCC 2010

ER -