Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory

Shin ichi Kobayashi, Hiroaki Nakai, Yuichi Kunori, Takeshi Nakayama, Yoshikazu Miyawaki, Yasushi Terada, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

A memory array architecture and row decoding scheme for a 3 V only DINOR (divided bit line NOR) flash memory has been designed. A new sector organization realizes one word line driver per two word lines, which is conformable to tight word line pitch. A hierarchical negative voltage switching row decoder and a compact source line driver have been developed for 1 K byte sector erase without increasing the chip size. A bit-by-bit programming control and a low threshold voltage detection circuit provide a high speed random access time at low Vcc and a narrow program threshold voltage distribution. A 4 Mb DINOR flash memory test device was fabricated from 0.5 μm, double-layer metal, triple polysilicon, triple well CMOS process. The cell measures 1.8 × 1.6 μm2 and the chip measures 5.8 × 5.0 mm2. The divided bit line structure realizes a small NOR type memory cell.

Original languageEnglish
Pages (from-to)454-458
Number of pages5
JournalIEEE Journal of Solid-State Circuits
Volume29
Issue number4
DOIs
Publication statusPublished - 1994 Apr
Externally publishedYes

Fingerprint

Flash memory
Decoding
Data storage equipment
Threshold voltage
Polysilicon
Networks (circuits)
Electric potential
Metals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kobayashi, S. I., Nakai, H., Kunori, Y., Nakayama, T., Miyawaki, Y., Terada, Y., ... Yoshihara, T. (1994). Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory. IEEE Journal of Solid-State Circuits, 29(4), 454-458. https://doi.org/10.1109/4.280695

Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory. / Kobayashi, Shin ichi; Nakai, Hiroaki; Kunori, Yuichi; Nakayama, Takeshi; Miyawaki, Yoshikazu; Terada, Yasushi; Onoda, Hiroshi; Ajika, Natsuo; Hatanaka, Masahiro; Miyoshi, Hirokazu; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, 04.1994, p. 454-458.

Research output: Contribution to journalArticle

Kobayashi, SI, Nakai, H, Kunori, Y, Nakayama, T, Miyawaki, Y, Terada, Y, Onoda, H, Ajika, N, Hatanaka, M, Miyoshi, H & Yoshihara, T 1994, 'Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory', IEEE Journal of Solid-State Circuits, vol. 29, no. 4, pp. 454-458. https://doi.org/10.1109/4.280695
Kobayashi, Shin ichi ; Nakai, Hiroaki ; Kunori, Yuichi ; Nakayama, Takeshi ; Miyawaki, Yoshikazu ; Terada, Yasushi ; Onoda, Hiroshi ; Ajika, Natsuo ; Hatanaka, Masahiro ; Miyoshi, Hirokazu ; Yoshihara, Tsutomu. / Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory. In: IEEE Journal of Solid-State Circuits. 1994 ; Vol. 29, No. 4. pp. 454-458.
@article{7ccba360e2304bcdbc4509a803ba4e05,
title = "Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory",
abstract = "A memory array architecture and row decoding scheme for a 3 V only DINOR (divided bit line NOR) flash memory has been designed. A new sector organization realizes one word line driver per two word lines, which is conformable to tight word line pitch. A hierarchical negative voltage switching row decoder and a compact source line driver have been developed for 1 K byte sector erase without increasing the chip size. A bit-by-bit programming control and a low threshold voltage detection circuit provide a high speed random access time at low Vcc and a narrow program threshold voltage distribution. A 4 Mb DINOR flash memory test device was fabricated from 0.5 μm, double-layer metal, triple polysilicon, triple well CMOS process. The cell measures 1.8 × 1.6 μm2 and the chip measures 5.8 × 5.0 mm2. The divided bit line structure realizes a small NOR type memory cell.",
author = "Kobayashi, {Shin ichi} and Hiroaki Nakai and Yuichi Kunori and Takeshi Nakayama and Yoshikazu Miyawaki and Yasushi Terada and Hiroshi Onoda and Natsuo Ajika and Masahiro Hatanaka and Hirokazu Miyoshi and Tsutomu Yoshihara",
year = "1994",
month = "4",
doi = "10.1109/4.280695",
language = "English",
volume = "29",
pages = "454--458",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory

AU - Kobayashi, Shin ichi

AU - Nakai, Hiroaki

AU - Kunori, Yuichi

AU - Nakayama, Takeshi

AU - Miyawaki, Yoshikazu

AU - Terada, Yasushi

AU - Onoda, Hiroshi

AU - Ajika, Natsuo

AU - Hatanaka, Masahiro

AU - Miyoshi, Hirokazu

AU - Yoshihara, Tsutomu

PY - 1994/4

Y1 - 1994/4

N2 - A memory array architecture and row decoding scheme for a 3 V only DINOR (divided bit line NOR) flash memory has been designed. A new sector organization realizes one word line driver per two word lines, which is conformable to tight word line pitch. A hierarchical negative voltage switching row decoder and a compact source line driver have been developed for 1 K byte sector erase without increasing the chip size. A bit-by-bit programming control and a low threshold voltage detection circuit provide a high speed random access time at low Vcc and a narrow program threshold voltage distribution. A 4 Mb DINOR flash memory test device was fabricated from 0.5 μm, double-layer metal, triple polysilicon, triple well CMOS process. The cell measures 1.8 × 1.6 μm2 and the chip measures 5.8 × 5.0 mm2. The divided bit line structure realizes a small NOR type memory cell.

AB - A memory array architecture and row decoding scheme for a 3 V only DINOR (divided bit line NOR) flash memory has been designed. A new sector organization realizes one word line driver per two word lines, which is conformable to tight word line pitch. A hierarchical negative voltage switching row decoder and a compact source line driver have been developed for 1 K byte sector erase without increasing the chip size. A bit-by-bit programming control and a low threshold voltage detection circuit provide a high speed random access time at low Vcc and a narrow program threshold voltage distribution. A 4 Mb DINOR flash memory test device was fabricated from 0.5 μm, double-layer metal, triple polysilicon, triple well CMOS process. The cell measures 1.8 × 1.6 μm2 and the chip measures 5.8 × 5.0 mm2. The divided bit line structure realizes a small NOR type memory cell.

UR - http://www.scopus.com/inward/record.url?scp=0028419935&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028419935&partnerID=8YFLogxK

U2 - 10.1109/4.280695

DO - 10.1109/4.280695

M3 - Article

AN - SCOPUS:0028419935

VL - 29

SP - 454

EP - 458

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -