Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory

Shi ichi Kobayashi, Hiroaki Nakat, Yuichi Kunori, Takeshi Nakayama, Yoshikazu Miyawaki, Yasushi Terada, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Misyoshi, Tsutomu Yoshihara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Several memory array configurations have been proposed for single power supply flash memories. This scheme realizes 1K byte sector erasure with minimized disturbance to the unselected sectors. A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time t low Vcc .

Original languageEnglish
Title of host publication1993 Symposium on VLSI Circuits Digest of Technical Papers
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages97-98
Number of pages2
ISBN (Print)0780312619
Publication statusPublished - 1993
Externally publishedYes
Event1993 Symposium on VLSI Circuits Digest of Technical Papers - Kyoto, Jpn
Duration: 1993 May 191993 May 21

Other

Other1993 Symposium on VLSI Circuits Digest of Technical Papers
CityKyoto, Jpn
Period93/5/1993/5/21

Fingerprint

Flash memory
Threshold voltage
Decoding
Data storage equipment
Networks (circuits)

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kobayashi, S. I., Nakat, H., Kunori, Y., Nakayama, T., Miyawaki, Y., Terada, Y., ... Yoshihara, T. (1993). Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory. In 1993 Symposium on VLSI Circuits Digest of Technical Papers (pp. 97-98). Piscataway, NJ, United States: Publ by IEEE.

Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory. / Kobayashi, Shi ichi; Nakat, Hiroaki; Kunori, Yuichi; Nakayama, Takeshi; Miyawaki, Yoshikazu; Terada, Yasushi; Onoda, Hiroshi; Ajika, Natsuo; Hatanaka, Masahiro; Misyoshi, Hirokazu; Yoshihara, Tsutomu.

1993 Symposium on VLSI Circuits Digest of Technical Papers. Piscataway, NJ, United States : Publ by IEEE, 1993. p. 97-98.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kobayashi, SI, Nakat, H, Kunori, Y, Nakayama, T, Miyawaki, Y, Terada, Y, Onoda, H, Ajika, N, Hatanaka, M, Misyoshi, H & Yoshihara, T 1993, Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory. in 1993 Symposium on VLSI Circuits Digest of Technical Papers. Publ by IEEE, Piscataway, NJ, United States, pp. 97-98, 1993 Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, Jpn, 93/5/19.
Kobayashi SI, Nakat H, Kunori Y, Nakayama T, Miyawaki Y, Terada Y et al. Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory. In 1993 Symposium on VLSI Circuits Digest of Technical Papers. Piscataway, NJ, United States: Publ by IEEE. 1993. p. 97-98
Kobayashi, Shi ichi ; Nakat, Hiroaki ; Kunori, Yuichi ; Nakayama, Takeshi ; Miyawaki, Yoshikazu ; Terada, Yasushi ; Onoda, Hiroshi ; Ajika, Natsuo ; Hatanaka, Masahiro ; Misyoshi, Hirokazu ; Yoshihara, Tsutomu. / Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory. 1993 Symposium on VLSI Circuits Digest of Technical Papers. Piscataway, NJ, United States : Publ by IEEE, 1993. pp. 97-98
@inproceedings{be2827a304b440e49d807174c08660b5,
title = "Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory",
abstract = "Several memory array configurations have been proposed for single power supply flash memories. This scheme realizes 1K byte sector erasure with minimized disturbance to the unselected sectors. A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time t low Vcc .",
author = "Kobayashi, {Shi ichi} and Hiroaki Nakat and Yuichi Kunori and Takeshi Nakayama and Yoshikazu Miyawaki and Yasushi Terada and Hiroshi Onoda and Natsuo Ajika and Masahiro Hatanaka and Hirokazu Misyoshi and Tsutomu Yoshihara",
year = "1993",
language = "English",
isbn = "0780312619",
pages = "97--98",
booktitle = "1993 Symposium on VLSI Circuits Digest of Technical Papers",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory

AU - Kobayashi, Shi ichi

AU - Nakat, Hiroaki

AU - Kunori, Yuichi

AU - Nakayama, Takeshi

AU - Miyawaki, Yoshikazu

AU - Terada, Yasushi

AU - Onoda, Hiroshi

AU - Ajika, Natsuo

AU - Hatanaka, Masahiro

AU - Misyoshi, Hirokazu

AU - Yoshihara, Tsutomu

PY - 1993

Y1 - 1993

N2 - Several memory array configurations have been proposed for single power supply flash memories. This scheme realizes 1K byte sector erasure with minimized disturbance to the unselected sectors. A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time t low Vcc .

AB - Several memory array configurations have been proposed for single power supply flash memories. This scheme realizes 1K byte sector erasure with minimized disturbance to the unselected sectors. A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time t low Vcc .

UR - http://www.scopus.com/inward/record.url?scp=0027843339&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027843339&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780312619

SP - 97

EP - 98

BT - 1993 Symposium on VLSI Circuits Digest of Technical Papers

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -