Merged logic and DRAM

M. Inuishi*, B. Havemann, M. Yamawaki, S. Stiffler, C. Kim, N. Lu, D. Scott, O. Tomisawa, H. Ishiuchi, C. S. Choi, H. Kalter, F. Pollack, D. Puar

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

Abstract

With the evolution highly specialized technologies that are designed for either memory or logic, the survival of a merged technology is not guaranteed. Merged logic and DRAM poses some serious challenges to circuit designers. A merged technology will have to sacrifice either some of its memory functions or some of its logic process or both to achieve a balance and create a workable system.

Original languageEnglish
Number of pages1
JournalDigest of Technical Papers - Symposium on VLSI Technology
Publication statusPublished - 1997
Externally publishedYes
EventProceedings of the 1997 Symposium on VLSI Technology - Kyoto, Jpn
Duration: 1997 Jun 101997 Jun 12

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Merged logic and DRAM'. Together they form a unique fingerprint.

Cite this