MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM.

Y. Matsuda, K. Tsukamoto, Masahide Inuishi, M. Shimizu, M. Asakura, K. Fujishima, J. Komori, Y. Akasaka

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

The soft error rate (SER) reduction by an MeV-boron implanted buried barrier is presented in applying a 1Mbit NMOS DRAM. Improvement by a factor of more than X100 was obtained in the bit line mode SER and also by a factor of X50 in the cell mode SER compared with the HiC structure. With the aid of the buried barrier, less than 100 FIT of the SER would be achieved in megabit DRAM with the storage capacitance of 24fF at 5V operation.

Original languageEnglish
Title of host publicationConference on Solid State Devices and Materials
PublisherJapan Soc of Applied Physics
Pages23-26
Number of pages4
ISBN (Print)4930813212
Publication statusPublished - 1987
Externally publishedYes

Fingerprint

Dynamic random access storage
Boron
Capacitance

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Matsuda, Y., Tsukamoto, K., Inuishi, M., Shimizu, M., Asakura, M., Fujishima, K., ... Akasaka, Y. (1987). MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM. In Conference on Solid State Devices and Materials (pp. 23-26). Japan Soc of Applied Physics.

MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM. / Matsuda, Y.; Tsukamoto, K.; Inuishi, Masahide; Shimizu, M.; Asakura, M.; Fujishima, K.; Komori, J.; Akasaka, Y.

Conference on Solid State Devices and Materials. Japan Soc of Applied Physics, 1987. p. 23-26.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsuda, Y, Tsukamoto, K, Inuishi, M, Shimizu, M, Asakura, M, Fujishima, K, Komori, J & Akasaka, Y 1987, MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM. in Conference on Solid State Devices and Materials. Japan Soc of Applied Physics, pp. 23-26.
Matsuda Y, Tsukamoto K, Inuishi M, Shimizu M, Asakura M, Fujishima K et al. MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM. In Conference on Solid State Devices and Materials. Japan Soc of Applied Physics. 1987. p. 23-26
Matsuda, Y. ; Tsukamoto, K. ; Inuishi, Masahide ; Shimizu, M. ; Asakura, M. ; Fujishima, K. ; Komori, J. ; Akasaka, Y. / MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM. Conference on Solid State Devices and Materials. Japan Soc of Applied Physics, 1987. pp. 23-26
@inproceedings{b379861b800e4edd832099d4120c7dd4,
title = "MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM.",
abstract = "The soft error rate (SER) reduction by an MeV-boron implanted buried barrier is presented in applying a 1Mbit NMOS DRAM. Improvement by a factor of more than X100 was obtained in the bit line mode SER and also by a factor of X50 in the cell mode SER compared with the HiC structure. With the aid of the buried barrier, less than 100 FIT of the SER would be achieved in megabit DRAM with the storage capacitance of 24fF at 5V operation.",
author = "Y. Matsuda and K. Tsukamoto and Masahide Inuishi and M. Shimizu and M. Asakura and K. Fujishima and J. Komori and Y. Akasaka",
year = "1987",
language = "English",
isbn = "4930813212",
pages = "23--26",
booktitle = "Conference on Solid State Devices and Materials",
publisher = "Japan Soc of Applied Physics",

}

TY - GEN

T1 - MeV-BORON IMPLANTED BURIED BARRIER FOR SOFT ERROR REDUCTION IN MEGABIT DRAM.

AU - Matsuda, Y.

AU - Tsukamoto, K.

AU - Inuishi, Masahide

AU - Shimizu, M.

AU - Asakura, M.

AU - Fujishima, K.

AU - Komori, J.

AU - Akasaka, Y.

PY - 1987

Y1 - 1987

N2 - The soft error rate (SER) reduction by an MeV-boron implanted buried barrier is presented in applying a 1Mbit NMOS DRAM. Improvement by a factor of more than X100 was obtained in the bit line mode SER and also by a factor of X50 in the cell mode SER compared with the HiC structure. With the aid of the buried barrier, less than 100 FIT of the SER would be achieved in megabit DRAM with the storage capacitance of 24fF at 5V operation.

AB - The soft error rate (SER) reduction by an MeV-boron implanted buried barrier is presented in applying a 1Mbit NMOS DRAM. Improvement by a factor of more than X100 was obtained in the bit line mode SER and also by a factor of X50 in the cell mode SER compared with the HiC structure. With the aid of the buried barrier, less than 100 FIT of the SER would be achieved in megabit DRAM with the storage capacitance of 24fF at 5V operation.

UR - http://www.scopus.com/inward/record.url?scp=0023586227&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023586227&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023586227

SN - 4930813212

SP - 23

EP - 26

BT - Conference on Solid State Devices and Materials

PB - Japan Soc of Applied Physics

ER -