MH 4

Multiple-supplyvoltages aware high-level synthesis for highintegrated and highfrequency circuits for HDR architectures

    Research output: Contribution to journalArticle

    14 Citations (Scopus)

    Abstract

    In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floorplanning- directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanningdirected huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29% run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.

    Original languageEnglish
    Pages (from-to)1414-1422
    Number of pages9
    JournalIEICE Electronics Express
    Volume9
    Issue number17
    DOIs
    Publication statusPublished - 2012

    Fingerprint

    Networks (circuits)
    synthesis
    clocks
    iteration
    High level synthesis
    Clocks
    high voltages
    high speed
    Electric potential
    estimates
    Chemical analysis

    Keywords

    • Distributed-register architecture
    • Energy-optimization
    • High-level synthesis
    • Interconnection delay
    • Multiple supply voltages

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Electrical and Electronic Engineering

    Cite this

    @article{2890f2ae512c4c8cba76b6e06c385215,
    title = "MH 4: Multiple-supplyvoltages aware high-level synthesis for highintegrated and highfrequency circuits for HDR architectures",
    abstract = "In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floorplanning- directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanningdirected huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29{\%} run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.",
    keywords = "Distributed-register architecture, Energy-optimization, High-level synthesis, Interconnection delay, Multiple supply voltages",
    author = "Abe, {Shin Ya} and Youhua Shi and Masao Yanagisawa and Nozomu Togawa",
    year = "2012",
    doi = "10.1587/elex.9.1414",
    language = "English",
    volume = "9",
    pages = "1414--1422",
    journal = "IEICE Electronics Express",
    issn = "1349-2543",
    publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
    number = "17",

    }

    TY - JOUR

    T1 - MH 4

    T2 - Multiple-supplyvoltages aware high-level synthesis for highintegrated and highfrequency circuits for HDR architectures

    AU - Abe, Shin Ya

    AU - Shi, Youhua

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2012

    Y1 - 2012

    N2 - In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floorplanning- directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanningdirected huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29% run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.

    AB - In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floorplanning- directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanningdirected huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29% run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.

    KW - Distributed-register architecture

    KW - Energy-optimization

    KW - High-level synthesis

    KW - Interconnection delay

    KW - Multiple supply voltages

    UR - http://www.scopus.com/inward/record.url?scp=84869078009&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84869078009&partnerID=8YFLogxK

    U2 - 10.1587/elex.9.1414

    DO - 10.1587/elex.9.1414

    M3 - Article

    VL - 9

    SP - 1414

    EP - 1422

    JO - IEICE Electronics Express

    JF - IEICE Electronics Express

    SN - 1349-2543

    IS - 17

    ER -