Mixed bus width architecture for low cost AES VLSI design

Yibo Fan*, Jidong Wang, Takeshi Ikenaga, Satoshi Goto

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'Mixed bus width architecture for low cost AES VLSI design'. Together they form a unique fingerprint.

Engineering & Materials Science