Modeling the effective capacitance of interconnect loads for predicting CMOS gate slew

Zhangcai Huang*, Atsushi Kurokawa, Jun Pan, Yasuaki Inoue

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    7 Citations (Scopus)

    Fingerprint

    Dive into the research topics of 'Modeling the effective capacitance of interconnect loads for predicting CMOS gate slew'. Together they form a unique fingerprint.

    Mathematics

    Engineering & Materials Science