Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits

Huang Zhangcai, Li Na, Huang Sui, Yasuaki Inoue

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    In this paper modeling the impact of input-to-output coupling capacitance on power dissipation estimation in submicron CMOS circuits is proposed. Compared with conventional methods, the proposed model is much accurate because it considers the impact of the input-to-output capacitance on power dissipation estimation. In addition, the proposed model can estimate the impact of coupling capacitance on serial gates. The experimental results show that the proposed model can obtain an considerable improvement in accuracy.

    Original languageEnglish
    Title of host publicationICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007
    Pages1154-1157
    Number of pages4
    Publication statusPublished - 2008
    EventICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007 - Kokura
    Duration: 2007 Jul 112007 Jul 13

    Other

    OtherICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007
    CityKokura
    Period07/7/1107/7/13

    Fingerprint

    Energy dissipation
    Capacitance
    Networks (circuits)

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Zhangcai, H., Na, L., Sui, H., & Inoue, Y. (2008). Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits. In ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007 (pp. 1154-1157). [4348251]

    Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits. / Zhangcai, Huang; Na, Li; Sui, Huang; Inoue, Yasuaki.

    ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007. 2008. p. 1154-1157 4348251.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Zhangcai, H, Na, L, Sui, H & Inoue, Y 2008, Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits. in ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007., 4348251, pp. 1154-1157, ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007, Kokura, 07/7/11.
    Zhangcai H, Na L, Sui H, Inoue Y. Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits. In ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007. 2008. p. 1154-1157. 4348251
    Zhangcai, Huang ; Na, Li ; Sui, Huang ; Inoue, Yasuaki. / Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits. ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007. 2008. pp. 1154-1157
    @inproceedings{94969cea9c3e4f79a9ab30dab7ac7496,
    title = "Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits",
    abstract = "In this paper modeling the impact of input-to-output coupling capacitance on power dissipation estimation in submicron CMOS circuits is proposed. Compared with conventional methods, the proposed model is much accurate because it considers the impact of the input-to-output capacitance on power dissipation estimation. In addition, the proposed model can estimate the impact of coupling capacitance on serial gates. The experimental results show that the proposed model can obtain an considerable improvement in accuracy.",
    author = "Huang Zhangcai and Li Na and Huang Sui and Yasuaki Inoue",
    year = "2008",
    language = "English",
    isbn = "9781424414741",
    pages = "1154--1157",
    booktitle = "ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007",

    }

    TY - GEN

    T1 - Modeling the impact of input-to-output coupling capacitance on power dissipation estimation in deep submicron CMOS circuits

    AU - Zhangcai, Huang

    AU - Na, Li

    AU - Sui, Huang

    AU - Inoue, Yasuaki

    PY - 2008

    Y1 - 2008

    N2 - In this paper modeling the impact of input-to-output coupling capacitance on power dissipation estimation in submicron CMOS circuits is proposed. Compared with conventional methods, the proposed model is much accurate because it considers the impact of the input-to-output capacitance on power dissipation estimation. In addition, the proposed model can estimate the impact of coupling capacitance on serial gates. The experimental results show that the proposed model can obtain an considerable improvement in accuracy.

    AB - In this paper modeling the impact of input-to-output coupling capacitance on power dissipation estimation in submicron CMOS circuits is proposed. Compared with conventional methods, the proposed model is much accurate because it considers the impact of the input-to-output capacitance on power dissipation estimation. In addition, the proposed model can estimate the impact of coupling capacitance on serial gates. The experimental results show that the proposed model can obtain an considerable improvement in accuracy.

    UR - http://www.scopus.com/inward/record.url?scp=40649129552&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=40649129552&partnerID=8YFLogxK

    M3 - Conference contribution

    AN - SCOPUS:40649129552

    SN - 9781424414741

    SP - 1154

    EP - 1157

    BT - ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007

    ER -