Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay

Zhangcai Huang, Atsushi Kurokawa, Yun Yang, Hong Yu, Yasuaki Inoue

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    The modeling of gate delays has always been one of the most difficult and market-sensitive works. In submicron designs, the second-order effects such as the input-to-output coupling capacitance have a significant influence on gate delay as shown in this paper. However, the accurate analysis of the input-to-output coupling capacitance effect has not been presented in previous research. In this paper, an analytical model for the influence of the input-to-output coupling capacitance on CMOS inverter delay is proposed, in which a novel algorithm for computing overshooting time is given. Experimental results show good agreement with Spice simulations.

    Original languageEnglish
    Pages (from-to)840-846
    Number of pages7
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE89-A
    Issue number4
    DOIs
    Publication statusPublished - 2006 Apr

    Fingerprint

    Inverter
    Capacitance
    Output
    Modeling
    Analytical Model
    Analytical models
    Computing
    Experimental Results
    Influence
    Simulation

    Keywords

    • CMOS inverter
    • Deep submicron
    • Overshooting effect
    • Timing analysis

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    Cite this

    Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay. / Huang, Zhangcai; Kurokawa, Atsushi; Yang, Yun; Yu, Hong; Inoue, Yasuaki.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E89-A, No. 4, 04.2006, p. 840-846.

    Research output: Contribution to journalArticle

    Huang, Zhangcai ; Kurokawa, Atsushi ; Yang, Yun ; Yu, Hong ; Inoue, Yasuaki. / Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2006 ; Vol. E89-A, No. 4. pp. 840-846.
    @article{eb82a6129e1a413396930f5a5b0dabc1,
    title = "Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay",
    abstract = "The modeling of gate delays has always been one of the most difficult and market-sensitive works. In submicron designs, the second-order effects such as the input-to-output coupling capacitance have a significant influence on gate delay as shown in this paper. However, the accurate analysis of the input-to-output coupling capacitance effect has not been presented in previous research. In this paper, an analytical model for the influence of the input-to-output coupling capacitance on CMOS inverter delay is proposed, in which a novel algorithm for computing overshooting time is given. Experimental results show good agreement with Spice simulations.",
    keywords = "CMOS inverter, Deep submicron, Overshooting effect, Timing analysis",
    author = "Zhangcai Huang and Atsushi Kurokawa and Yun Yang and Hong Yu and Yasuaki Inoue",
    year = "2006",
    month = "4",
    doi = "10.1093/ietfec/e89-a.4.840",
    language = "English",
    volume = "E89-A",
    pages = "840--846",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "4",

    }

    TY - JOUR

    T1 - Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay

    AU - Huang, Zhangcai

    AU - Kurokawa, Atsushi

    AU - Yang, Yun

    AU - Yu, Hong

    AU - Inoue, Yasuaki

    PY - 2006/4

    Y1 - 2006/4

    N2 - The modeling of gate delays has always been one of the most difficult and market-sensitive works. In submicron designs, the second-order effects such as the input-to-output coupling capacitance have a significant influence on gate delay as shown in this paper. However, the accurate analysis of the input-to-output coupling capacitance effect has not been presented in previous research. In this paper, an analytical model for the influence of the input-to-output coupling capacitance on CMOS inverter delay is proposed, in which a novel algorithm for computing overshooting time is given. Experimental results show good agreement with Spice simulations.

    AB - The modeling of gate delays has always been one of the most difficult and market-sensitive works. In submicron designs, the second-order effects such as the input-to-output coupling capacitance have a significant influence on gate delay as shown in this paper. However, the accurate analysis of the input-to-output coupling capacitance effect has not been presented in previous research. In this paper, an analytical model for the influence of the input-to-output coupling capacitance on CMOS inverter delay is proposed, in which a novel algorithm for computing overshooting time is given. Experimental results show good agreement with Spice simulations.

    KW - CMOS inverter

    KW - Deep submicron

    KW - Overshooting effect

    KW - Timing analysis

    UR - http://www.scopus.com/inward/record.url?scp=33646270877&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=33646270877&partnerID=8YFLogxK

    U2 - 10.1093/ietfec/e89-a.4.840

    DO - 10.1093/ietfec/e89-a.4.840

    M3 - Article

    AN - SCOPUS:33646270877

    VL - E89-A

    SP - 840

    EP - 846

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 4

    ER -