Multi-layer floorplanning for stacked ICs: Configuration number and fixed-outline constraints

Song Chen, Takeshi Yoshimura

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

3-D (stacked device layers) ICs can significantly alleviate the interconnect problem coming with the decreasing feature size and is promising for heterogeneous integration. In this paper, we concentrate on the configuration number and fixed-outline constraints in the floorplanning for 3-D ICs. Extended sequence pair, named partitioned sequence pair (in short, P-SP), is used to represent 3-D IC floorplans. We prove that the number of configuration of 3-D IC floorplans represented by P-SP is less than that of planar floorplans represented by sequence pair (SP) and decreases as the device layer number increases. Moreover, we applied the technique of block position enumeration, which have been successfully used in planar fixed-outline floorplanning, to fixed-outline multi-layer floorplanning. The experimental results demonstrate the efficiency and effectiveness of the proposed method.

Original languageEnglish
Pages (from-to)378-388
Number of pages11
JournalIntegration, the VLSI Journal
Volume43
Issue number4
DOIs
Publication statusPublished - 2010 Sep

Keywords

  • 3-D ICs
  • Fixed-outline
  • Floorplanning
  • Sequence pair
  • Through silicon via (TSV)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this

Multi-layer floorplanning for stacked ICs : Configuration number and fixed-outline constraints. / Chen, Song; Yoshimura, Takeshi.

In: Integration, the VLSI Journal, Vol. 43, No. 4, 09.2010, p. 378-388.

Research output: Contribution to journalArticle

@article{3a851cc6e0164d1f8ed1f672fbfe0e63,
title = "Multi-layer floorplanning for stacked ICs: Configuration number and fixed-outline constraints",
abstract = "3-D (stacked device layers) ICs can significantly alleviate the interconnect problem coming with the decreasing feature size and is promising for heterogeneous integration. In this paper, we concentrate on the configuration number and fixed-outline constraints in the floorplanning for 3-D ICs. Extended sequence pair, named partitioned sequence pair (in short, P-SP), is used to represent 3-D IC floorplans. We prove that the number of configuration of 3-D IC floorplans represented by P-SP is less than that of planar floorplans represented by sequence pair (SP) and decreases as the device layer number increases. Moreover, we applied the technique of block position enumeration, which have been successfully used in planar fixed-outline floorplanning, to fixed-outline multi-layer floorplanning. The experimental results demonstrate the efficiency and effectiveness of the proposed method.",
keywords = "3-D ICs, Fixed-outline, Floorplanning, Sequence pair, Through silicon via (TSV)",
author = "Song Chen and Takeshi Yoshimura",
year = "2010",
month = "9",
doi = "10.1016/j.vlsi.2010.04.001",
language = "English",
volume = "43",
pages = "378--388",
journal = "Integration, the VLSI Journal",
issn = "0167-9260",
publisher = "Elsevier",
number = "4",

}

TY - JOUR

T1 - Multi-layer floorplanning for stacked ICs

T2 - Configuration number and fixed-outline constraints

AU - Chen, Song

AU - Yoshimura, Takeshi

PY - 2010/9

Y1 - 2010/9

N2 - 3-D (stacked device layers) ICs can significantly alleviate the interconnect problem coming with the decreasing feature size and is promising for heterogeneous integration. In this paper, we concentrate on the configuration number and fixed-outline constraints in the floorplanning for 3-D ICs. Extended sequence pair, named partitioned sequence pair (in short, P-SP), is used to represent 3-D IC floorplans. We prove that the number of configuration of 3-D IC floorplans represented by P-SP is less than that of planar floorplans represented by sequence pair (SP) and decreases as the device layer number increases. Moreover, we applied the technique of block position enumeration, which have been successfully used in planar fixed-outline floorplanning, to fixed-outline multi-layer floorplanning. The experimental results demonstrate the efficiency and effectiveness of the proposed method.

AB - 3-D (stacked device layers) ICs can significantly alleviate the interconnect problem coming with the decreasing feature size and is promising for heterogeneous integration. In this paper, we concentrate on the configuration number and fixed-outline constraints in the floorplanning for 3-D ICs. Extended sequence pair, named partitioned sequence pair (in short, P-SP), is used to represent 3-D IC floorplans. We prove that the number of configuration of 3-D IC floorplans represented by P-SP is less than that of planar floorplans represented by sequence pair (SP) and decreases as the device layer number increases. Moreover, we applied the technique of block position enumeration, which have been successfully used in planar fixed-outline floorplanning, to fixed-outline multi-layer floorplanning. The experimental results demonstrate the efficiency and effectiveness of the proposed method.

KW - 3-D ICs

KW - Fixed-outline

KW - Floorplanning

KW - Sequence pair

KW - Through silicon via (TSV)

UR - http://www.scopus.com/inward/record.url?scp=77955851596&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955851596&partnerID=8YFLogxK

U2 - 10.1016/j.vlsi.2010.04.001

DO - 10.1016/j.vlsi.2010.04.001

M3 - Article

AN - SCOPUS:77955851596

VL - 43

SP - 378

EP - 388

JO - Integration, the VLSI Journal

JF - Integration, the VLSI Journal

SN - 0167-9260

IS - 4

ER -