Multiple test set generation method for LFSR-based BIST

Youhua Shi, Zhe Zhang

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    7 Citations (Scopus)

    Abstract

    In this paper we propose a new reseeding method for LFSR-based test pattern generation suitable for circuits with random pattern resistant faults. The character of our method is that the proposed test pattern generator (TPG) can work both in normal LFSR mode, to generate pseudorandom test vectors, and in jumping mode to make the TPG jump from a state to the required state (seed of next group). Experimental results indicate that its superiority against other known reseeding techniques with respect to the length of the test sequence and the required area overhead.

    Original languageEnglish
    Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages863-868
    Number of pages6
    Volume2003-January
    ISBN (Print)0780376595
    DOIs
    Publication statusPublished - 2003
    EventAsia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, Japan
    Duration: 2003 Jan 212003 Jan 24

    Other

    OtherAsia and South Pacific Design Automation Conference, ASP-DAC 2003
    CountryJapan
    CityKitakyushu
    Period03/1/2103/1/24

    Fingerprint

    Built-in self test
    Seed
    Networks (circuits)

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Shi, Y., & Zhang, Z. (2003). Multiple test set generation method for LFSR-based BIST. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (Vol. 2003-January, pp. 863-868). [1195138] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2003.1195138

    Multiple test set generation method for LFSR-based BIST. / Shi, Youhua; Zhang, Zhe.

    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2003-January Institute of Electrical and Electronics Engineers Inc., 2003. p. 863-868 1195138.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Shi, Y & Zhang, Z 2003, Multiple test set generation method for LFSR-based BIST. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. vol. 2003-January, 1195138, Institute of Electrical and Electronics Engineers Inc., pp. 863-868, Asia and South Pacific Design Automation Conference, ASP-DAC 2003, Kitakyushu, Japan, 03/1/21. https://doi.org/10.1109/ASPDAC.2003.1195138
    Shi Y, Zhang Z. Multiple test set generation method for LFSR-based BIST. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2003-January. Institute of Electrical and Electronics Engineers Inc. 2003. p. 863-868. 1195138 https://doi.org/10.1109/ASPDAC.2003.1195138
    Shi, Youhua ; Zhang, Zhe. / Multiple test set generation method for LFSR-based BIST. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2003-January Institute of Electrical and Electronics Engineers Inc., 2003. pp. 863-868
    @inproceedings{ce128883ddcd45928a6c9d1d80d04b6b,
    title = "Multiple test set generation method for LFSR-based BIST",
    abstract = "In this paper we propose a new reseeding method for LFSR-based test pattern generation suitable for circuits with random pattern resistant faults. The character of our method is that the proposed test pattern generator (TPG) can work both in normal LFSR mode, to generate pseudorandom test vectors, and in jumping mode to make the TPG jump from a state to the required state (seed of next group). Experimental results indicate that its superiority against other known reseeding techniques with respect to the length of the test sequence and the required area overhead.",
    author = "Youhua Shi and Zhe Zhang",
    year = "2003",
    doi = "10.1109/ASPDAC.2003.1195138",
    language = "English",
    isbn = "0780376595",
    volume = "2003-January",
    pages = "863--868",
    booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - Multiple test set generation method for LFSR-based BIST

    AU - Shi, Youhua

    AU - Zhang, Zhe

    PY - 2003

    Y1 - 2003

    N2 - In this paper we propose a new reseeding method for LFSR-based test pattern generation suitable for circuits with random pattern resistant faults. The character of our method is that the proposed test pattern generator (TPG) can work both in normal LFSR mode, to generate pseudorandom test vectors, and in jumping mode to make the TPG jump from a state to the required state (seed of next group). Experimental results indicate that its superiority against other known reseeding techniques with respect to the length of the test sequence and the required area overhead.

    AB - In this paper we propose a new reseeding method for LFSR-based test pattern generation suitable for circuits with random pattern resistant faults. The character of our method is that the proposed test pattern generator (TPG) can work both in normal LFSR mode, to generate pseudorandom test vectors, and in jumping mode to make the TPG jump from a state to the required state (seed of next group). Experimental results indicate that its superiority against other known reseeding techniques with respect to the length of the test sequence and the required area overhead.

    UR - http://www.scopus.com/inward/record.url?scp=51349091724&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=51349091724&partnerID=8YFLogxK

    U2 - 10.1109/ASPDAC.2003.1195138

    DO - 10.1109/ASPDAC.2003.1195138

    M3 - Conference contribution

    SN - 0780376595

    VL - 2003-January

    SP - 863

    EP - 868

    BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -