NEW ARCHITECTURE FOR THE NVRAM - AN EEPROM BACKED - UP DYNAMIC RAM.

Yasushi Terada, Kazuo Kobayashi, Takeshi Nakayama, Hideaki Arima, Tsutomu Yoshihara

Research output: Contribution to journalArticle

Abstract

An architecture for a nonvolatile RAM (NVRAM) suitable for high-density applications is described. In the cell, a dynamic RAM cell is merged into an EEPROM cell. A capacitor is constructed between the control gate and the drain diffusion layer of the FLOTOX-type EEPROM memory cell. The equivalent circuit in the dynamic RAM mode consists of two transistors and a capacitor, which eliminates a dummy cell. A dynamic RAM sense amplifier is used in both modes, and it works as a data latch when data are transferred between the dynamic RAM and the EEPROM. The process of the NVRAM is compatible with ordinary EEPROMs.

Original languageEnglish
JournalIEEE Journal of Solid-State Circuits
Volume23
Issue number1
Publication statusPublished - 1987 Feb
Externally publishedYes

    Fingerprint

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Terada, Y., Kobayashi, K., Nakayama, T., Arima, H., & Yoshihara, T. (1987). NEW ARCHITECTURE FOR THE NVRAM - AN EEPROM BACKED - UP DYNAMIC RAM. IEEE Journal of Solid-State Circuits, 23(1).