New architecture of signature analyzers for multiple-output circuits

Tomoko K. Matsushima, Toshiyasu Matsushima, Shigeichi Hirasawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with Hδ inputs is designed by parallelizing a GLFSR(δ, m), where δ is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSR-based signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with Hδ inputs requires less complex hardware than either single GLFSR(Hδ, m)s or parallel construction H original GLFSR(δ, m)s. It is also shown that the proposed parallelization technique can be applied to a test pattern generator in BIST, since the GLFSR is also used to generate patterns for a CUT. The proposed technique would be practical for testing CUTs with a large number of input and output sequences, since the test circuit occupies a smaller area on the LSI chip than conventional test circuits.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Conference on Systems, Man and Cybernetics
PublisherIEEE
Pages3900-3905
Number of pages6
Volume4
Publication statusPublished - 1997
Externally publishedYes
EventProceedings of the 1997 IEEE International Conference on Systems, Man, and Cybernetics. Part 3 (of 5) - Orlando, FL, USA
Duration: 1997 Oct 121997 Oct 15

Other

OtherProceedings of the 1997 IEEE International Conference on Systems, Man, and Cybernetics. Part 3 (of 5)
CityOrlando, FL, USA
Period97/10/1297/10/15

Fingerprint

Built-in self test
Shift registers
Networks (circuits)
Feedback
Hardware
Testing

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Matsushima, T. K., Matsushima, T., & Hirasawa, S. (1997). New architecture of signature analyzers for multiple-output circuits. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics (Vol. 4, pp. 3900-3905). IEEE.

New architecture of signature analyzers for multiple-output circuits. / Matsushima, Tomoko K.; Matsushima, Toshiyasu; Hirasawa, Shigeichi.

Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Vol. 4 IEEE, 1997. p. 3900-3905.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsushima, TK, Matsushima, T & Hirasawa, S 1997, New architecture of signature analyzers for multiple-output circuits. in Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. vol. 4, IEEE, pp. 3900-3905, Proceedings of the 1997 IEEE International Conference on Systems, Man, and Cybernetics. Part 3 (of 5), Orlando, FL, USA, 97/10/12.
Matsushima TK, Matsushima T, Hirasawa S. New architecture of signature analyzers for multiple-output circuits. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Vol. 4. IEEE. 1997. p. 3900-3905
Matsushima, Tomoko K. ; Matsushima, Toshiyasu ; Hirasawa, Shigeichi. / New architecture of signature analyzers for multiple-output circuits. Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Vol. 4 IEEE, 1997. pp. 3900-3905
@inproceedings{4f3bb731c8954b269378541fa6f6773b,
title = "New architecture of signature analyzers for multiple-output circuits",
abstract = "This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with Hδ inputs is designed by parallelizing a GLFSR(δ, m), where δ is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSR-based signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with Hδ inputs requires less complex hardware than either single GLFSR(Hδ, m)s or parallel construction H original GLFSR(δ, m)s. It is also shown that the proposed parallelization technique can be applied to a test pattern generator in BIST, since the GLFSR is also used to generate patterns for a CUT. The proposed technique would be practical for testing CUTs with a large number of input and output sequences, since the test circuit occupies a smaller area on the LSI chip than conventional test circuits.",
author = "Matsushima, {Tomoko K.} and Toshiyasu Matsushima and Shigeichi Hirasawa",
year = "1997",
language = "English",
volume = "4",
pages = "3900--3905",
booktitle = "Proceedings of the IEEE International Conference on Systems, Man and Cybernetics",
publisher = "IEEE",

}

TY - GEN

T1 - New architecture of signature analyzers for multiple-output circuits

AU - Matsushima, Tomoko K.

AU - Matsushima, Toshiyasu

AU - Hirasawa, Shigeichi

PY - 1997

Y1 - 1997

N2 - This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with Hδ inputs is designed by parallelizing a GLFSR(δ, m), where δ is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSR-based signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with Hδ inputs requires less complex hardware than either single GLFSR(Hδ, m)s or parallel construction H original GLFSR(δ, m)s. It is also shown that the proposed parallelization technique can be applied to a test pattern generator in BIST, since the GLFSR is also used to generate patterns for a CUT. The proposed technique would be practical for testing CUTs with a large number of input and output sequences, since the test circuit occupies a smaller area on the LSI chip than conventional test circuits.

AB - This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with Hδ inputs is designed by parallelizing a GLFSR(δ, m), where δ is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSR-based signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with Hδ inputs requires less complex hardware than either single GLFSR(Hδ, m)s or parallel construction H original GLFSR(δ, m)s. It is also shown that the proposed parallelization technique can be applied to a test pattern generator in BIST, since the GLFSR is also used to generate patterns for a CUT. The proposed technique would be practical for testing CUTs with a large number of input and output sequences, since the test circuit occupies a smaller area on the LSI chip than conventional test circuits.

UR - http://www.scopus.com/inward/record.url?scp=0031381029&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031381029&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0031381029

VL - 4

SP - 3900

EP - 3905

BT - Proceedings of the IEEE International Conference on Systems, Man and Cybernetics

PB - IEEE

ER -