New CR-delay circuit technology for high-density and high-speed DRAMs

Yohji Watanabe, Takashi Ohsawa, Kiyofumi Sakurai, Tohru Furuyama

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A CR-delay circuit technology for the realization of high-speed operation with a wide operational margin and minimized timing loss is discussed. It was applied to a 4-Mb CMOS DRAM, and the experimental results are described. A significant reduction in access time and cycle time was achieved.

Original languageEnglish
Title of host publication1988 Symp VLSI Circuits Dig Tech Pap
Editors Anon
Pages75-76
Number of pages2
Publication statusPublished - 1988
Externally publishedYes
Event1988 Symposium on VLSI Circuits - Digest of Technical Papers - Tokyo, Japan
Duration: 1988 Aug 22 → 1988 Aug 24

Other

Other1988 Symposium on VLSI Circuits - Digest of Technical Papers
CityTokyo, Japan
Period88/8/22 → 88/8/24

Fingerprint

Delay circuits
Dynamic random access storage

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Watanabe, Y., Ohsawa, T., Sakurai, K., & Furuyama, T. (1988). New CR-delay circuit technology for high-density and high-speed DRAMs. In Anon (Ed.), 1988 Symp VLSI Circuits Dig Tech Pap (pp. 75-76)

New CR-delay circuit technology for high-density and high-speed DRAMs. / Watanabe, Yohji; Ohsawa, Takashi; Sakurai, Kiyofumi; Furuyama, Tohru.

1988 Symp VLSI Circuits Dig Tech Pap. ed. / Anon. 1988. p. 75-76.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Watanabe, Y, Ohsawa, T, Sakurai, K & Furuyama, T 1988, New CR-delay circuit technology for high-density and high-speed DRAMs. in Anon (ed.), 1988 Symp VLSI Circuits Dig Tech Pap. pp. 75-76, 1988 Symposium on VLSI Circuits - Digest of Technical Papers, Tokyo, Japan, 88/8/22.
Watanabe Y, Ohsawa T, Sakurai K, Furuyama T. New CR-delay circuit technology for high-density and high-speed DRAMs. In Anon, editor, 1988 Symp VLSI Circuits Dig Tech Pap. 1988. p. 75-76
Watanabe, Yohji ; Ohsawa, Takashi ; Sakurai, Kiyofumi ; Furuyama, Tohru. / New CR-delay circuit technology for high-density and high-speed DRAMs. 1988 Symp VLSI Circuits Dig Tech Pap. editor / Anon. 1988. pp. 75-76
@inproceedings{5fe7203fe22140a0b531f3fd754f4329,
title = "New CR-delay circuit technology for high-density and high-speed DRAMs",
abstract = "A CR-delay circuit technology for the realization of high-speed operation with a wide operational margin and minimized timing loss is discussed. It was applied to a 4-Mb CMOS DRAM, and the experimental results are described. A significant reduction in access time and cycle time was achieved.",
author = "Yohji Watanabe and Takashi Ohsawa and Kiyofumi Sakurai and Tohru Furuyama",
year = "1988",
language = "English",
pages = "75--76",
editor = "Anon",
booktitle = "1988 Symp VLSI Circuits Dig Tech Pap",

}

TY - GEN

T1 - New CR-delay circuit technology for high-density and high-speed DRAMs

AU - Watanabe, Yohji

AU - Ohsawa, Takashi

AU - Sakurai, Kiyofumi

AU - Furuyama, Tohru

PY - 1988

Y1 - 1988

N2 - A CR-delay circuit technology for the realization of high-speed operation with a wide operational margin and minimized timing loss is discussed. It was applied to a 4-Mb CMOS DRAM, and the experimental results are described. A significant reduction in access time and cycle time was achieved.

AB - A CR-delay circuit technology for the realization of high-speed operation with a wide operational margin and minimized timing loss is discussed. It was applied to a 4-Mb CMOS DRAM, and the experimental results are described. A significant reduction in access time and cycle time was achieved.

UR - http://www.scopus.com/inward/record.url?scp=0024175624&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024175624&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024175624

SP - 75

EP - 76

BT - 1988 Symp VLSI Circuits Dig Tech Pap

A2 - Anon, null

ER -

Access to Document