New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

Ce Li, Yiping Dong, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

Original languageEnglish
Title of host publicationProceedings of the International Symposium on Low Power Electronics and Design
Pages223-228
Number of pages6
DOIs
Publication statusPublished - 2011
Event17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka
Duration: 2011 Aug 12011 Aug 3

Other

Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
CityFukuoka
Period11/8/111/8/3

Fingerprint

Power control
Macros
Field programmable gate arrays (FPGA)
Electric power utilization
Application specific integrated circuits
Computer aided design
Sleep

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Li, C., Dong, Y., & Watanabe, T. (2011). New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. In Proceedings of the International Symposium on Low Power Electronics and Design (pp. 223-228). [5993640] https://doi.org/10.1109/ISLPED.2011.5993640

New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. / Li, Ce; Dong, Yiping; Watanabe, Takahiro.

Proceedings of the International Symposium on Low Power Electronics and Design. 2011. p. 223-228 5993640.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Li, C, Dong, Y & Watanabe, T 2011, New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. in Proceedings of the International Symposium on Low Power Electronics and Design., 5993640, pp. 223-228, 17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011, Fukuoka, 11/8/1. https://doi.org/10.1109/ISLPED.2011.5993640
Li C, Dong Y, Watanabe T. New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. In Proceedings of the International Symposium on Low Power Electronics and Design. 2011. p. 223-228. 5993640 https://doi.org/10.1109/ISLPED.2011.5993640
Li, Ce ; Dong, Yiping ; Watanabe, Takahiro. / New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. Proceedings of the International Symposium on Low Power Electronics and Design. 2011. pp. 223-228
@inproceedings{8b2a4a1d309d4a6cba7f011fc3d88b0a,
title = "New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM",
abstract = "The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51{\%} power consumption on average compared with normal architecture.",
author = "Ce Li and Yiping Dong and Takahiro Watanabe",
year = "2011",
doi = "10.1109/ISLPED.2011.5993640",
language = "English",
isbn = "9781612846590",
pages = "223--228",
booktitle = "Proceedings of the International Symposium on Low Power Electronics and Design",

}

TY - GEN

T1 - New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

AU - Li, Ce

AU - Dong, Yiping

AU - Watanabe, Takahiro

PY - 2011

Y1 - 2011

N2 - The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

AB - The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

UR - http://www.scopus.com/inward/record.url?scp=80052702920&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052702920&partnerID=8YFLogxK

U2 - 10.1109/ISLPED.2011.5993640

DO - 10.1109/ISLPED.2011.5993640

M3 - Conference contribution

SN - 9781612846590

SP - 223

EP - 228

BT - Proceedings of the International Symposium on Low Power Electronics and Design

ER -