New power-efficient FPGA design combining with region-constrained placement and multiple power domains

Ce Li, Yiping Dong, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Multiple power domain design architectures have been studied for the power-efficient FPGAs. But, most of these researches pay attention on the clustered logic block's finegrain power gating which increases the FPGA size significantly. This paper presents a fast placement algorithm for coarsegrain FPGAs architecture, by which the circuit with multiple power domains is mapped into several regions for low power consumption. Each region uses one or several sleep transistors in order to conserve leakage energy. Using the CAD framework, we discuss the power efficiency of sleep region FPGA architecture by using the benchmarks assumed in multiple power domains. Simulation result shows that 9.1% power consumption of FPGA can be reduced on average by the proposed placement algorithm, compared to the traditional algorithm. Furthermore, when the dual power domains are individually power-on and -off, our proposed method can reduce the power more than 20%.

Original languageEnglish
Title of host publication2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011
Pages69-72
Number of pages4
DOIs
Publication statusPublished - 2011 Sep 13
Event2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011 - Bordeaux, France
Duration: 2011 Jun 262011 Jun 29

Publication series

Name2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011

Conference

Conference2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011
CountryFrance
CityBordeaux
Period11/6/2611/6/29

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'New power-efficient FPGA design combining with region-constrained placement and multiple power domains'. Together they form a unique fingerprint.

  • Cite this

    Li, C., Dong, Y., & Watanabe, T. (2011). New power-efficient FPGA design combining with region-constrained placement and multiple power domains. In 2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011 (pp. 69-72). [5981221] (2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011). https://doi.org/10.1109/NEWCAS.2011.5981221