Nitride-sandwiched-oxide gate insulator for low power CMOS

D. Ishikawa, S. Sakai, K. Katsuyama, A. Hiraiwa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

Original languageEnglish
Title of host publicationTechnical Digest - International Electron Devices Meeting
Pages869-872
Number of pages4
Publication statusPublished - 2002
Externally publishedYes
Event2002 IEEE International Devices Meeting (IEDM) - San Francisco, CA, United States
Duration: 2002 Dec 82002 Dec 11

Other

Other2002 IEEE International Devices Meeting (IEDM)
CountryUnited States
CitySan Francisco, CA
Period02/12/802/12/11

Fingerprint

Nitrides
Oxides
Nitridation
Electron mobility
Leakage currents
Plasmas
Experiments

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ishikawa, D., Sakai, S., Katsuyama, K., & Hiraiwa, A. (2002). Nitride-sandwiched-oxide gate insulator for low power CMOS. In Technical Digest - International Electron Devices Meeting (pp. 869-872)

Nitride-sandwiched-oxide gate insulator for low power CMOS. / Ishikawa, D.; Sakai, S.; Katsuyama, K.; Hiraiwa, A.

Technical Digest - International Electron Devices Meeting. 2002. p. 869-872.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ishikawa, D, Sakai, S, Katsuyama, K & Hiraiwa, A 2002, Nitride-sandwiched-oxide gate insulator for low power CMOS. in Technical Digest - International Electron Devices Meeting. pp. 869-872, 2002 IEEE International Devices Meeting (IEDM), San Francisco, CA, United States, 02/12/8.
Ishikawa D, Sakai S, Katsuyama K, Hiraiwa A. Nitride-sandwiched-oxide gate insulator for low power CMOS. In Technical Digest - International Electron Devices Meeting. 2002. p. 869-872
Ishikawa, D. ; Sakai, S. ; Katsuyama, K. ; Hiraiwa, A. / Nitride-sandwiched-oxide gate insulator for low power CMOS. Technical Digest - International Electron Devices Meeting. 2002. pp. 869-872
@inproceedings{6e823a6fd8d240f582629551a459b3ef,
title = "Nitride-sandwiched-oxide gate insulator for low power CMOS",
abstract = "A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15{\%} of the oxide value, while enhancing the electron mobility by 15{\%}. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.",
author = "D. Ishikawa and S. Sakai and K. Katsuyama and A. Hiraiwa",
year = "2002",
language = "English",
pages = "869--872",
booktitle = "Technical Digest - International Electron Devices Meeting",

}

TY - GEN

T1 - Nitride-sandwiched-oxide gate insulator for low power CMOS

AU - Ishikawa, D.

AU - Sakai, S.

AU - Katsuyama, K.

AU - Hiraiwa, A.

PY - 2002

Y1 - 2002

N2 - A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

AB - A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

UR - http://www.scopus.com/inward/record.url?scp=0036923769&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036923769&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036923769

SP - 869

EP - 872

BT - Technical Digest - International Electron Devices Meeting

ER -