Abstract
A novel double well with buffer n- and gettering layers structure for strong suppression of SER (DOWNSER) is briefly presented in this paper. The mechanisms for reduction of SER have been investigated by experimental and simulation studies. The buffer n- and the gettering layer in DOWNSER structure play the important role in cutting off the minority carrier generated from the incident alpha particle in the p-type region or the reverse biased junction.
| Original language | English |
|---|---|
| Pages (from-to) | 41-42 |
| Number of pages | 2 |
| Journal | Digest of Technical Papers - Symposium on VLSI Technology |
| Publication status | Published - 1994 Dec 1 |
| Event | Proceedings of the 1994 Symposium on VLSI Technology - Honolulu, HI, USA Duration: 1994 Jun 7 → 1994 Jun 9 |
Fingerprint
ASJC Scopus subject areas
- Electrical and Electronic Engineering
Cite this
Komori, S., Yamashita, T., Kuroi, T., Inuishi, M., & Tsubouchi, N. (1994). Novel double well with buffer N- and P+ gettering layers for suppression of soft error rate (DOWNSER). Digest of Technical Papers - Symposium on VLSI Technology, 41-42.