On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit

H. Notani, M. Fujii, H. Suzuki, H. Makino, Hirofumi Shinohara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

An on-chip digital Ids measurement method is proposed in this report. In the proposed method, Ids is digitally derived from the two values measured by three ring oscillators with PN balanced, N-rich, and P-rich inverters. The first value is the frequency of the PN balanced inverter ring. The second value is the frequency difference between the N-rich and the P-rich inverter rings. The post-digital processing derives NMOS Ids (I dn) and PMOS Ids (Idp) separately. The monitor circuit was implemented by 65 nm CMOS technology. The mismatch error between the first Ids calculated from measured frequencies, and the second Ids directly measured for reference, was analyzed. The standard deviations of the mismatch error in Idn and Idp are 1.64% and 1.09%, respectively. The margin of 3σ is within 5% which is our target tolerance for a practical application.

Original languageEnglish
Title of host publicationProceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
Pages405-408
Number of pages4
DOIs
Publication statusPublished - 2008
Externally publishedYes
Event2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 - Fukuoka, Japan
Duration: 2008 Nov 32008 Nov 5

Other

Other2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
CountryJapan
CityFukuoka
Period08/11/308/11/5

Fingerprint

Networks (circuits)
Digital signal processing

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Notani, H., Fujii, M., Suzuki, H., Makino, H., & Shinohara, H. (2008). On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit. In Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 (pp. 405-408). [4708813] https://doi.org/10.1109/ASSCC.2008.4708813

On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit. / Notani, H.; Fujii, M.; Suzuki, H.; Makino, H.; Shinohara, Hirofumi.

Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. p. 405-408 4708813.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Notani, H, Fujii, M, Suzuki, H, Makino, H & Shinohara, H 2008, On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit. in Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008., 4708813, pp. 405-408, 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008, Fukuoka, Japan, 08/11/3. https://doi.org/10.1109/ASSCC.2008.4708813
Notani H, Fujii M, Suzuki H, Makino H, Shinohara H. On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit. In Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. p. 405-408. 4708813 https://doi.org/10.1109/ASSCC.2008.4708813
Notani, H. ; Fujii, M. ; Suzuki, H. ; Makino, H. ; Shinohara, Hirofumi. / On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit. Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. pp. 405-408
@inproceedings{34eb8506bf17404fb89a8ae5e459053b,
title = "On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit",
abstract = "An on-chip digital Ids measurement method is proposed in this report. In the proposed method, Ids is digitally derived from the two values measured by three ring oscillators with PN balanced, N-rich, and P-rich inverters. The first value is the frequency of the PN balanced inverter ring. The second value is the frequency difference between the N-rich and the P-rich inverter rings. The post-digital processing derives NMOS Ids (I dn) and PMOS Ids (Idp) separately. The monitor circuit was implemented by 65 nm CMOS technology. The mismatch error between the first Ids calculated from measured frequencies, and the second Ids directly measured for reference, was analyzed. The standard deviations of the mismatch error in Idn and Idp are 1.64{\%} and 1.09{\%}, respectively. The margin of 3σ is within 5{\%} which is our target tolerance for a practical application.",
author = "H. Notani and M. Fujii and H. Suzuki and H. Makino and Hirofumi Shinohara",
year = "2008",
doi = "10.1109/ASSCC.2008.4708813",
language = "English",
isbn = "9781424426058",
pages = "405--408",
booktitle = "Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008",

}

TY - GEN

T1 - On-chip digital Idn and Idp measurement by 65 nm CMOS speed monitor circuit

AU - Notani, H.

AU - Fujii, M.

AU - Suzuki, H.

AU - Makino, H.

AU - Shinohara, Hirofumi

PY - 2008

Y1 - 2008

N2 - An on-chip digital Ids measurement method is proposed in this report. In the proposed method, Ids is digitally derived from the two values measured by three ring oscillators with PN balanced, N-rich, and P-rich inverters. The first value is the frequency of the PN balanced inverter ring. The second value is the frequency difference between the N-rich and the P-rich inverter rings. The post-digital processing derives NMOS Ids (I dn) and PMOS Ids (Idp) separately. The monitor circuit was implemented by 65 nm CMOS technology. The mismatch error between the first Ids calculated from measured frequencies, and the second Ids directly measured for reference, was analyzed. The standard deviations of the mismatch error in Idn and Idp are 1.64% and 1.09%, respectively. The margin of 3σ is within 5% which is our target tolerance for a practical application.

AB - An on-chip digital Ids measurement method is proposed in this report. In the proposed method, Ids is digitally derived from the two values measured by three ring oscillators with PN balanced, N-rich, and P-rich inverters. The first value is the frequency of the PN balanced inverter ring. The second value is the frequency difference between the N-rich and the P-rich inverter rings. The post-digital processing derives NMOS Ids (I dn) and PMOS Ids (Idp) separately. The monitor circuit was implemented by 65 nm CMOS technology. The mismatch error between the first Ids calculated from measured frequencies, and the second Ids directly measured for reference, was analyzed. The standard deviations of the mismatch error in Idn and Idp are 1.64% and 1.09%, respectively. The margin of 3σ is within 5% which is our target tolerance for a practical application.

UR - http://www.scopus.com/inward/record.url?scp=67649961643&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649961643&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2008.4708813

DO - 10.1109/ASSCC.2008.4708813

M3 - Conference contribution

AN - SCOPUS:67649961643

SN - 9781424426058

SP - 405

EP - 408

BT - Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

ER -