On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence

Song Chen, Takeshi Yoshimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

3-D IC can significantly alleviate the interconnect problem coming with the decreasing feature size and increasing integrated density. In this work, we concentrate on the 3-D IC floorplanning. It is proved that the number of configuration of 3-D floorplans is less than that of planar floorplans. Sequence Pair is extended (P-SP) to represent 3-D IC floorplans. A new solution perturbation method Remove and Insertion (RI) is implemented based on the technique of enumerating insertion points in P-SP, which is used in the traditional simulated annealing algorithm. The experimental results demonstrate the efficiency and the effectiveness of the proposed method.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Pages1867-1870
Number of pages4
DOIs
Publication statusPublished - 2006
EventAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems -
Duration: 2006 Dec 42006 Dec 6

Other

OtherAPCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
Period06/12/406/12/6

Fingerprint

Simulated annealing

Keywords

  • 3-D
  • Floorplanning
  • Sequence pair
  • VLSI

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chen, S., & Yoshimura, T. (2006). On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 1867-1870). [4145779] https://doi.org/10.1109/APCCAS.2006.342203

On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence. / Chen, Song; Yoshimura, Takeshi.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. p. 1867-1870 4145779.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, S & Yoshimura, T 2006, On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 4145779, pp. 1867-1870, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems, 06/12/4. https://doi.org/10.1109/APCCAS.2006.342203
Chen S, Yoshimura T. On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. p. 1867-1870. 4145779 https://doi.org/10.1109/APCCAS.2006.342203
Chen, Song ; Yoshimura, Takeshi. / On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2006. pp. 1867-1870
@inproceedings{9cb5c174c6974f1cae3d7f66a0c759be,
title = "On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence",
abstract = "3-D IC can significantly alleviate the interconnect problem coming with the decreasing feature size and increasing integrated density. In this work, we concentrate on the 3-D IC floorplanning. It is proved that the number of configuration of 3-D floorplans is less than that of planar floorplans. Sequence Pair is extended (P-SP) to represent 3-D IC floorplans. A new solution perturbation method Remove and Insertion (RI) is implemented based on the technique of enumerating insertion points in P-SP, which is used in the traditional simulated annealing algorithm. The experimental results demonstrate the efficiency and the effectiveness of the proposed method.",
keywords = "3-D, Floorplanning, Sequence pair, VLSI",
author = "Song Chen and Takeshi Yoshimura",
year = "2006",
doi = "10.1109/APCCAS.2006.342203",
language = "English",
isbn = "1424403871",
pages = "1867--1870",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

}

TY - GEN

T1 - On the number of 3-D IC floorplan configurations and a solution perturbation method with good convergence

AU - Chen, Song

AU - Yoshimura, Takeshi

PY - 2006

Y1 - 2006

N2 - 3-D IC can significantly alleviate the interconnect problem coming with the decreasing feature size and increasing integrated density. In this work, we concentrate on the 3-D IC floorplanning. It is proved that the number of configuration of 3-D floorplans is less than that of planar floorplans. Sequence Pair is extended (P-SP) to represent 3-D IC floorplans. A new solution perturbation method Remove and Insertion (RI) is implemented based on the technique of enumerating insertion points in P-SP, which is used in the traditional simulated annealing algorithm. The experimental results demonstrate the efficiency and the effectiveness of the proposed method.

AB - 3-D IC can significantly alleviate the interconnect problem coming with the decreasing feature size and increasing integrated density. In this work, we concentrate on the 3-D IC floorplanning. It is proved that the number of configuration of 3-D floorplans is less than that of planar floorplans. Sequence Pair is extended (P-SP) to represent 3-D IC floorplans. A new solution perturbation method Remove and Insertion (RI) is implemented based on the technique of enumerating insertion points in P-SP, which is used in the traditional simulated annealing algorithm. The experimental results demonstrate the efficiency and the effectiveness of the proposed method.

KW - 3-D

KW - Floorplanning

KW - Sequence pair

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=50249169821&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249169821&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2006.342203

DO - 10.1109/APCCAS.2006.342203

M3 - Conference contribution

SN - 1424403871

SN - 9781424403875

SP - 1867

EP - 1870

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

ER -