Optimized design for high-performance megabit DRAMs

Masaki Kumanoya, Katsumi Dosaka, Yashuhiro Konishi, Tsutomu Yoshihara, Hideshi Miyatake, Yuto Ikeda, Isao Furuta

Research output: Contribution to journalArticle

Abstract

Actual guidelines for the techniques to be employed for high-performance megabit DRAMs have been studied based on the performance analysis of conventional NMOS 1MDRAMs. The design technology to be employed for effective use of these new process techniques has been analyzed and optimized. CMOS 1MDRAMs were fabricated. The RAS access time at 5 V and 25°C was 50 ns with the current consumption of 28 mA (tc = 260 ns). Since the average standby current at a refresh interval of 64 ms was 80 μA, battery backup is possible in this high-performance 1MDRAM.

Original languageEnglish
Pages (from-to)14-23
Number of pages10
JournalElectronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume72
Issue number8
Publication statusPublished - 1989 Aug
Externally publishedYes

Fingerprint

Dynamic random access storage
access time
backups
electric batteries
CMOS
intervals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kumanoya, M., Dosaka, K., Konishi, Y., Yoshihara, T., Miyatake, H., Ikeda, Y., & Furuta, I. (1989). Optimized design for high-performance megabit DRAMs. Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 72(8), 14-23.

Optimized design for high-performance megabit DRAMs. / Kumanoya, Masaki; Dosaka, Katsumi; Konishi, Yashuhiro; Yoshihara, Tsutomu; Miyatake, Hideshi; Ikeda, Yuto; Furuta, Isao.

In: Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), Vol. 72, No. 8, 08.1989, p. 14-23.

Research output: Contribution to journalArticle

Kumanoya, M, Dosaka, K, Konishi, Y, Yoshihara, T, Miyatake, H, Ikeda, Y & Furuta, I 1989, 'Optimized design for high-performance megabit DRAMs', Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), vol. 72, no. 8, pp. 14-23.
Kumanoya, Masaki ; Dosaka, Katsumi ; Konishi, Yashuhiro ; Yoshihara, Tsutomu ; Miyatake, Hideshi ; Ikeda, Yuto ; Furuta, Isao. / Optimized design for high-performance megabit DRAMs. In: Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi). 1989 ; Vol. 72, No. 8. pp. 14-23.
@article{7eae08715fa041c49be89d73555824ee,
title = "Optimized design for high-performance megabit DRAMs",
abstract = "Actual guidelines for the techniques to be employed for high-performance megabit DRAMs have been studied based on the performance analysis of conventional NMOS 1MDRAMs. The design technology to be employed for effective use of these new process techniques has been analyzed and optimized. CMOS 1MDRAMs were fabricated. The RAS access time at 5 V and 25°C was 50 ns with the current consumption of 28 mA (tc = 260 ns). Since the average standby current at a refresh interval of 64 ms was 80 μA, battery backup is possible in this high-performance 1MDRAM.",
author = "Masaki Kumanoya and Katsumi Dosaka and Yashuhiro Konishi and Tsutomu Yoshihara and Hideshi Miyatake and Yuto Ikeda and Isao Furuta",
year = "1989",
month = "8",
language = "English",
volume = "72",
pages = "14--23",
journal = "Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "8756-663X",
publisher = "Scripta Technica",
number = "8",

}

TY - JOUR

T1 - Optimized design for high-performance megabit DRAMs

AU - Kumanoya, Masaki

AU - Dosaka, Katsumi

AU - Konishi, Yashuhiro

AU - Yoshihara, Tsutomu

AU - Miyatake, Hideshi

AU - Ikeda, Yuto

AU - Furuta, Isao

PY - 1989/8

Y1 - 1989/8

N2 - Actual guidelines for the techniques to be employed for high-performance megabit DRAMs have been studied based on the performance analysis of conventional NMOS 1MDRAMs. The design technology to be employed for effective use of these new process techniques has been analyzed and optimized. CMOS 1MDRAMs were fabricated. The RAS access time at 5 V and 25°C was 50 ns with the current consumption of 28 mA (tc = 260 ns). Since the average standby current at a refresh interval of 64 ms was 80 μA, battery backup is possible in this high-performance 1MDRAM.

AB - Actual guidelines for the techniques to be employed for high-performance megabit DRAMs have been studied based on the performance analysis of conventional NMOS 1MDRAMs. The design technology to be employed for effective use of these new process techniques has been analyzed and optimized. CMOS 1MDRAMs were fabricated. The RAS access time at 5 V and 25°C was 50 ns with the current consumption of 28 mA (tc = 260 ns). Since the average standby current at a refresh interval of 64 ms was 80 μA, battery backup is possible in this high-performance 1MDRAM.

UR - http://www.scopus.com/inward/record.url?scp=0024717756&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024717756&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0024717756

VL - 72

SP - 14

EP - 23

JO - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 8756-663X

IS - 8

ER -