Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond

Takeshi Hamamoto, Takashi Ohsawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Floating Body Cell (FBC) is a one-transistor memory cell on SOI substrate, which aims high density embedded memory on SOC. In order to verify this memory cell technology, a 128Mb Floating Body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single cell (1 Cell/Bit) operation, are reviewed. Based on the experimental results, the scalability of FBC is also discussed.

Original languageEnglish
Title of host publicationESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference
PublisherIEEE Computer Society
Pages25-29
Number of pages5
ISBN (Print)9781424423644
DOIs
Publication statusPublished - 2008
Externally publishedYes
EventESSDERC 2008 - 38th European Solid-State Device Research Conference - Edinburgh, Scotland, United Kingdom
Duration: 2008 Sep 152008 Sep 19

Other

OtherESSDERC 2008 - 38th European Solid-State Device Research Conference
CountryUnited Kingdom
CityEdinburgh, Scotland
Period08/9/1508/9/19

Fingerprint

Random access storage
Data storage equipment
Scalability
Transistors
Substrates

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Hamamoto, T., & Ohsawa, T. (2008). Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond. In ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference (pp. 25-29). [4681692] IEEE Computer Society. https://doi.org/10.1109/ESSDERC.2008.4681692

Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond. / Hamamoto, Takeshi; Ohsawa, Takashi.

ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference. IEEE Computer Society, 2008. p. 25-29 4681692.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hamamoto, T & Ohsawa, T 2008, Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond. in ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference., 4681692, IEEE Computer Society, pp. 25-29, ESSDERC 2008 - 38th European Solid-State Device Research Conference, Edinburgh, Scotland, United Kingdom, 08/9/15. https://doi.org/10.1109/ESSDERC.2008.4681692
Hamamoto T, Ohsawa T. Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond. In ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference. IEEE Computer Society. 2008. p. 25-29. 4681692 https://doi.org/10.1109/ESSDERC.2008.4681692
Hamamoto, Takeshi ; Ohsawa, Takashi. / Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond. ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference. IEEE Computer Society, 2008. pp. 25-29
@inproceedings{f3a67c68500d47ac8ca47a1359066632,
title = "Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond",
abstract = "Floating Body Cell (FBC) is a one-transistor memory cell on SOI substrate, which aims high density embedded memory on SOC. In order to verify this memory cell technology, a 128Mb Floating Body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single cell (1 Cell/Bit) operation, are reviewed. Based on the experimental results, the scalability of FBC is also discussed.",
author = "Takeshi Hamamoto and Takashi Ohsawa",
year = "2008",
doi = "10.1109/ESSDERC.2008.4681692",
language = "English",
isbn = "9781424423644",
pages = "25--29",
booktitle = "ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference",
publisher = "IEEE Computer Society",
address = "United States",

}

TY - GEN

T1 - Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond

AU - Hamamoto, Takeshi

AU - Ohsawa, Takashi

PY - 2008

Y1 - 2008

N2 - Floating Body Cell (FBC) is a one-transistor memory cell on SOI substrate, which aims high density embedded memory on SOC. In order to verify this memory cell technology, a 128Mb Floating Body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single cell (1 Cell/Bit) operation, are reviewed. Based on the experimental results, the scalability of FBC is also discussed.

AB - Floating Body Cell (FBC) is a one-transistor memory cell on SOI substrate, which aims high density embedded memory on SOC. In order to verify this memory cell technology, a 128Mb Floating Body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single cell (1 Cell/Bit) operation, are reviewed. Based on the experimental results, the scalability of FBC is also discussed.

UR - http://www.scopus.com/inward/record.url?scp=58049112663&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=58049112663&partnerID=8YFLogxK

U2 - 10.1109/ESSDERC.2008.4681692

DO - 10.1109/ESSDERC.2008.4681692

M3 - Conference contribution

AN - SCOPUS:58049112663

SN - 9781424423644

SP - 25

EP - 29

BT - ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference

PB - IEEE Computer Society

ER -