Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule

Kazunori Shimizu, Tatsuyuki Ishikawa, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

In this paper, we propose a partially-parallel LDPC decoder which achieves a high-efficiency message-passing schedule. The proposed LDPC decoder is characterized as follows: (i) The column operations follow the row operations in a pipelined architecture to ensure that the row and column operations are performed concurrently, (ii) The proposed parallel pipelined bit functional unit enables the column operation module to compute every message in each bit node which is updated by the row operations. These column operations can be performed without extending the single iterative decoding delay when the row and column operations are performed concurrently. Therefore, the proposed decoder performs the column operations more frequently in a single iterative decoding, and achieves a high-efficiency message-passing schedule within the limited decoding delay time. Hardware implementation on an FPGA and simulation results show that the proposed partially-parallel LDPC decoder improves the decoding throughput and bit error performance with a small hardware overhead.

Original languageEnglish
Pages (from-to)969-977
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE89-A
Issue number4
DOIs
Publication statusPublished - 2006 Apr

Fingerprint

Message passing
Message Passing
High Efficiency
Iterative decoding
Schedule
Decoding
Hardware
Iterative Decoding
Field programmable gate arrays (FPGA)
Time delay
Throughput
Delay Time
Hardware Implementation
Field Programmable Gate Array
Module
Unit
Vertex of a graph

Keywords

  • FPGA
  • Low-density parity-check codes
  • Message-passing algorithm
  • Partially-parallel LDPC decoder

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Information Systems

Cite this

Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule. / Shimizu, Kazunori; Ishikawa, Tatsuyuki; Togawa, Nozomu; Ikenaga, Takeshi; Goto, Satoshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E89-A, No. 4, 04.2006, p. 969-977.

Research output: Contribution to journalArticle

@article{49e3f37fabf64a7aa2955fa42670a94d,
title = "Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule",
abstract = "In this paper, we propose a partially-parallel LDPC decoder which achieves a high-efficiency message-passing schedule. The proposed LDPC decoder is characterized as follows: (i) The column operations follow the row operations in a pipelined architecture to ensure that the row and column operations are performed concurrently, (ii) The proposed parallel pipelined bit functional unit enables the column operation module to compute every message in each bit node which is updated by the row operations. These column operations can be performed without extending the single iterative decoding delay when the row and column operations are performed concurrently. Therefore, the proposed decoder performs the column operations more frequently in a single iterative decoding, and achieves a high-efficiency message-passing schedule within the limited decoding delay time. Hardware implementation on an FPGA and simulation results show that the proposed partially-parallel LDPC decoder improves the decoding throughput and bit error performance with a small hardware overhead.",
keywords = "FPGA, Low-density parity-check codes, Message-passing algorithm, Partially-parallel LDPC decoder",
author = "Kazunori Shimizu and Tatsuyuki Ishikawa and Nozomu Togawa and Takeshi Ikenaga and Satoshi Goto",
year = "2006",
month = "4",
doi = "10.1093/ietfec/e89-a.4.969",
language = "English",
volume = "E89-A",
pages = "969--977",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule

AU - Shimizu, Kazunori

AU - Ishikawa, Tatsuyuki

AU - Togawa, Nozomu

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2006/4

Y1 - 2006/4

N2 - In this paper, we propose a partially-parallel LDPC decoder which achieves a high-efficiency message-passing schedule. The proposed LDPC decoder is characterized as follows: (i) The column operations follow the row operations in a pipelined architecture to ensure that the row and column operations are performed concurrently, (ii) The proposed parallel pipelined bit functional unit enables the column operation module to compute every message in each bit node which is updated by the row operations. These column operations can be performed without extending the single iterative decoding delay when the row and column operations are performed concurrently. Therefore, the proposed decoder performs the column operations more frequently in a single iterative decoding, and achieves a high-efficiency message-passing schedule within the limited decoding delay time. Hardware implementation on an FPGA and simulation results show that the proposed partially-parallel LDPC decoder improves the decoding throughput and bit error performance with a small hardware overhead.

AB - In this paper, we propose a partially-parallel LDPC decoder which achieves a high-efficiency message-passing schedule. The proposed LDPC decoder is characterized as follows: (i) The column operations follow the row operations in a pipelined architecture to ensure that the row and column operations are performed concurrently, (ii) The proposed parallel pipelined bit functional unit enables the column operation module to compute every message in each bit node which is updated by the row operations. These column operations can be performed without extending the single iterative decoding delay when the row and column operations are performed concurrently. Therefore, the proposed decoder performs the column operations more frequently in a single iterative decoding, and achieves a high-efficiency message-passing schedule within the limited decoding delay time. Hardware implementation on an FPGA and simulation results show that the proposed partially-parallel LDPC decoder improves the decoding throughput and bit error performance with a small hardware overhead.

KW - FPGA

KW - Low-density parity-check codes

KW - Message-passing algorithm

KW - Partially-parallel LDPC decoder

UR - http://www.scopus.com/inward/record.url?scp=33646233434&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646233434&partnerID=8YFLogxK

U2 - 10.1093/ietfec/e89-a.4.969

DO - 10.1093/ietfec/e89-a.4.969

M3 - Article

VL - E89-A

SP - 969

EP - 977

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 4

ER -