Permutation network for reconfigurable LDPC decoder based on banyan network

Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Fumiaki Maehara, Satoshi Goto

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    Since the structured quasi-cyclic low-density parity-check (QC-LDPC) codes for most modern wireless communication systems include multiple code rates, various block lengths, and the corresponding different sizes of submatrices in parity check matrix (PCM), the reconfigurable LDPC decoder is desirable and the permutation network is needed to accommodate any input number (IN) and shift number (SN) for cyclic shift. In this paper, we propose a novel permutation network architecture for the reconfigurable QC-LDPC decoders based on Banyan network. We prove that Banyan network has the nonblocking property for cyclic shift when the IN is power of 2, and give the control signal generating algorithm. Through introducing the bypass network, we put forward the nonblocking scheme for any IN and SN. In addition, we present the hardware design of the control signal generator, which can greatly reduce the hardware complexity and latency. The synthesis results using the TSMC 0.18 μm library demonstrate that the proposed permutation network can be implemented with the area of 0.546 mm2 and the frequency of 292 MHz.

    Original languageEnglish
    Pages (from-to)270-278
    Number of pages9
    JournalIEICE Transactions on Electronics
    VolumeE93-C
    Issue number3
    DOIs
    Publication statusPublished - 2010

    Fingerprint

    Hardware
    Signal generators
    Network architecture
    Communication systems

    Keywords

    • Banyan network
    • LDPC decoder
    • Permutation
    • Reconfigurable

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Permutation network for reconfigurable LDPC decoder based on banyan network. / Peng, Xiao; Chen, Zhixiang; Zhao, Xiongxin; Maehara, Fumiaki; Goto, Satoshi.

    In: IEICE Transactions on Electronics, Vol. E93-C, No. 3, 2010, p. 270-278.

    Research output: Contribution to journalArticle

    Peng, Xiao ; Chen, Zhixiang ; Zhao, Xiongxin ; Maehara, Fumiaki ; Goto, Satoshi. / Permutation network for reconfigurable LDPC decoder based on banyan network. In: IEICE Transactions on Electronics. 2010 ; Vol. E93-C, No. 3. pp. 270-278.
    @article{3488b71f1ad04d129fa9e2efb235b47d,
    title = "Permutation network for reconfigurable LDPC decoder based on banyan network",
    abstract = "Since the structured quasi-cyclic low-density parity-check (QC-LDPC) codes for most modern wireless communication systems include multiple code rates, various block lengths, and the corresponding different sizes of submatrices in parity check matrix (PCM), the reconfigurable LDPC decoder is desirable and the permutation network is needed to accommodate any input number (IN) and shift number (SN) for cyclic shift. In this paper, we propose a novel permutation network architecture for the reconfigurable QC-LDPC decoders based on Banyan network. We prove that Banyan network has the nonblocking property for cyclic shift when the IN is power of 2, and give the control signal generating algorithm. Through introducing the bypass network, we put forward the nonblocking scheme for any IN and SN. In addition, we present the hardware design of the control signal generator, which can greatly reduce the hardware complexity and latency. The synthesis results using the TSMC 0.18 μm library demonstrate that the proposed permutation network can be implemented with the area of 0.546 mm2 and the frequency of 292 MHz.",
    keywords = "Banyan network, LDPC decoder, Permutation, Reconfigurable",
    author = "Xiao Peng and Zhixiang Chen and Xiongxin Zhao and Fumiaki Maehara and Satoshi Goto",
    year = "2010",
    doi = "10.1587/transele.E93.C.270",
    language = "English",
    volume = "E93-C",
    pages = "270--278",
    journal = "IEICE Transactions on Electronics",
    issn = "0916-8524",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "3",

    }

    TY - JOUR

    T1 - Permutation network for reconfigurable LDPC decoder based on banyan network

    AU - Peng, Xiao

    AU - Chen, Zhixiang

    AU - Zhao, Xiongxin

    AU - Maehara, Fumiaki

    AU - Goto, Satoshi

    PY - 2010

    Y1 - 2010

    N2 - Since the structured quasi-cyclic low-density parity-check (QC-LDPC) codes for most modern wireless communication systems include multiple code rates, various block lengths, and the corresponding different sizes of submatrices in parity check matrix (PCM), the reconfigurable LDPC decoder is desirable and the permutation network is needed to accommodate any input number (IN) and shift number (SN) for cyclic shift. In this paper, we propose a novel permutation network architecture for the reconfigurable QC-LDPC decoders based on Banyan network. We prove that Banyan network has the nonblocking property for cyclic shift when the IN is power of 2, and give the control signal generating algorithm. Through introducing the bypass network, we put forward the nonblocking scheme for any IN and SN. In addition, we present the hardware design of the control signal generator, which can greatly reduce the hardware complexity and latency. The synthesis results using the TSMC 0.18 μm library demonstrate that the proposed permutation network can be implemented with the area of 0.546 mm2 and the frequency of 292 MHz.

    AB - Since the structured quasi-cyclic low-density parity-check (QC-LDPC) codes for most modern wireless communication systems include multiple code rates, various block lengths, and the corresponding different sizes of submatrices in parity check matrix (PCM), the reconfigurable LDPC decoder is desirable and the permutation network is needed to accommodate any input number (IN) and shift number (SN) for cyclic shift. In this paper, we propose a novel permutation network architecture for the reconfigurable QC-LDPC decoders based on Banyan network. We prove that Banyan network has the nonblocking property for cyclic shift when the IN is power of 2, and give the control signal generating algorithm. Through introducing the bypass network, we put forward the nonblocking scheme for any IN and SN. In addition, we present the hardware design of the control signal generator, which can greatly reduce the hardware complexity and latency. The synthesis results using the TSMC 0.18 μm library demonstrate that the proposed permutation network can be implemented with the area of 0.546 mm2 and the frequency of 292 MHz.

    KW - Banyan network

    KW - LDPC decoder

    KW - Permutation

    KW - Reconfigurable

    UR - http://www.scopus.com/inward/record.url?scp=77950403304&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77950403304&partnerID=8YFLogxK

    U2 - 10.1587/transele.E93.C.270

    DO - 10.1587/transele.E93.C.270

    M3 - Article

    AN - SCOPUS:77950403304

    VL - E93-C

    SP - 270

    EP - 278

    JO - IEICE Transactions on Electronics

    JF - IEICE Transactions on Electronics

    SN - 0916-8524

    IS - 3

    ER -