Post-Silicon Programmed Body-Biasing Platform suppressing device variability in 45 nm CMOS technology

Hiroaki Suzuki, Masanori Kurimoto, Tadao Yamanaka, Hidehiro Takata, Hiroshi Makino, Hirofumi Shinohara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The Post-Silicon Programmed Body-Biasing Platform is proposed to suppress device variability in the 45-nm CMOS technology era. The proposed platform measures device speed during post-fabrication testing. Then the fast die is marked so that the body-bias circuit turns on and reduces leakage current of the die that is selected and marked in a user application. Because the slow die around the speed specifications of a product is not body-biased, the product runs as fast as a normal non-body-biasing product. Although the leakage power of a fast die is reduced, the speed specification does not change. The proposed platform improves the worst corner specification comprising the two worst cases of speed and leakage power. The test chip, fabricated using 45-nm technology, improves the worst corner of stand-by leakage power vs. speed by 70%.

Original languageEnglish
Title of host publicationISLPED'08
Subtitle of host publicationProceedings of the 2008 International Symposium on Low Power Electronics and Design
Pages15-20
Number of pages6
DOIs
Publication statusPublished - 2008 Dec 17
EventISLPED'08: 13th ACM/IEEE International Symposium on Low Power Electronics and Design - Bangalore, India
Duration: 2008 Aug 112008 Aug 13

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Other

OtherISLPED'08: 13th ACM/IEEE International Symposium on Low Power Electronics and Design
CountryIndia
CityBangalore
Period08/8/1108/8/13

    Fingerprint

Keywords

  • Body-Biasing
  • Device variability suppression
  • Leakage current reduction
  • Post-Silicon Programming

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Suzuki, H., Kurimoto, M., Yamanaka, T., Takata, H., Makino, H., & Shinohara, H. (2008). Post-Silicon Programmed Body-Biasing Platform suppressing device variability in 45 nm CMOS technology. In ISLPED'08: Proceedings of the 2008 International Symposium on Low Power Electronics and Design (pp. 15-20). (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1145/1393921.1393931