Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs

Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

Recent researches have indicated that multi-operand addition on FPGAs can be efficiently realized as the architecture consisting of a compressor tree which reduces the number of operands and a carry-propagate adder like ASIC by utilizing generalized parallel counters(GPCs). This paper addresses power and delay aware synthesis of GPC-based compressor trees. Based on the observation that dynamic power would correlate to the number of GPCs and the levels of GPCs, our approach targets to minimize the maximum levels and the total number of GPCs, and an ILP-based algorithm and heuristic approaches are proposed. Several experiments targeting Altera Stratix III architecture show that the proposed approach reduced the delay by up to 20% under a slight increase in total power dissipation.

Original languageEnglish
Title of host publicationIEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
Pages217-222
Number of pages6
DOIs
Publication statusPublished - 2011 Sep 19
Event17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka, Japan
Duration: 2011 Aug 12011 Aug 3

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Other

Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
CountryJapan
CityFukuoka
Period11/8/111/8/3

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs'. Together they form a unique fingerprint.

  • Cite this

    Matsunaga, T., Kimura, S., & Matsunaga, Y. (2011). Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 (pp. 217-222). [5993639] (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1109/ISLPED.2011.5993639