Power-aware compiler controllable chip multiprocessor

Hiroaki Shikano, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    A power-aware compiler controllable chip multiprocessor (CMP) is presented and its performance and power consumption are evaluated with the optimally scheduled advanced multiprocessor (OSCAR) parallelizing compiler. The CMP is equipped with power control registers that change clock frequency and power supply voltage to functional units including processor cores, memories, and an interconnection network. The OSCAR compiler carries Out coarse-grain task parallelization of programs and reduces power consumption using architectural power control support and the compiler's power saving scheme. The performance evaluation shows that MPEG-2 encoding on the proposed CMP with four CPUs results in 82.6% power reduction in real-time execution mode with a deadline constraint on its sequential execution time. Furthermore, MP3 encoding on a heterogeneous CMP with four CPUs and four accelerators results in 53.9% power reduction at 21.1-fold speed-up in performance against its sequentral execution in the fastest execution mode.

    Original languageEnglish
    Pages (from-to)432-439
    Number of pages8
    JournalIEICE Transactions on Electronics
    VolumeE91-C
    Issue number4
    DOIs
    Publication statusPublished - 2008 Apr

    Fingerprint

    Power control
    Program processors
    Electric power utilization
    Particle accelerators
    Clocks
    Data storage equipment
    Electric potential
    monomethoxypolyethylene glycol

    Keywords

    • Chip multiprocessor
    • Frequency and voltage control
    • Parallelizing compiler

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Power-aware compiler controllable chip multiprocessor. / Shikano, Hiroaki; Shirako, Jun; Wada, Yasutaka; Kimura, Keiji; Kasahara, Hironori.

    In: IEICE Transactions on Electronics, Vol. E91-C, No. 4, 04.2008, p. 432-439.

    Research output: Contribution to journalArticle

    Shikano, Hiroaki ; Shirako, Jun ; Wada, Yasutaka ; Kimura, Keiji ; Kasahara, Hironori. / Power-aware compiler controllable chip multiprocessor. In: IEICE Transactions on Electronics. 2008 ; Vol. E91-C, No. 4. pp. 432-439.
    @article{d29cf9c651184b73881e1d7b4d38062f,
    title = "Power-aware compiler controllable chip multiprocessor",
    abstract = "A power-aware compiler controllable chip multiprocessor (CMP) is presented and its performance and power consumption are evaluated with the optimally scheduled advanced multiprocessor (OSCAR) parallelizing compiler. The CMP is equipped with power control registers that change clock frequency and power supply voltage to functional units including processor cores, memories, and an interconnection network. The OSCAR compiler carries Out coarse-grain task parallelization of programs and reduces power consumption using architectural power control support and the compiler's power saving scheme. The performance evaluation shows that MPEG-2 encoding on the proposed CMP with four CPUs results in 82.6{\%} power reduction in real-time execution mode with a deadline constraint on its sequential execution time. Furthermore, MP3 encoding on a heterogeneous CMP with four CPUs and four accelerators results in 53.9{\%} power reduction at 21.1-fold speed-up in performance against its sequentral execution in the fastest execution mode.",
    keywords = "Chip multiprocessor, Frequency and voltage control, Parallelizing compiler",
    author = "Hiroaki Shikano and Jun Shirako and Yasutaka Wada and Keiji Kimura and Hironori Kasahara",
    year = "2008",
    month = "4",
    doi = "10. 1093/ietele/e91-c.4.432",
    language = "English",
    volume = "E91-C",
    pages = "432--439",
    journal = "IEICE Transactions on Electronics",
    issn = "0916-8524",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "4",

    }

    TY - JOUR

    T1 - Power-aware compiler controllable chip multiprocessor

    AU - Shikano, Hiroaki

    AU - Shirako, Jun

    AU - Wada, Yasutaka

    AU - Kimura, Keiji

    AU - Kasahara, Hironori

    PY - 2008/4

    Y1 - 2008/4

    N2 - A power-aware compiler controllable chip multiprocessor (CMP) is presented and its performance and power consumption are evaluated with the optimally scheduled advanced multiprocessor (OSCAR) parallelizing compiler. The CMP is equipped with power control registers that change clock frequency and power supply voltage to functional units including processor cores, memories, and an interconnection network. The OSCAR compiler carries Out coarse-grain task parallelization of programs and reduces power consumption using architectural power control support and the compiler's power saving scheme. The performance evaluation shows that MPEG-2 encoding on the proposed CMP with four CPUs results in 82.6% power reduction in real-time execution mode with a deadline constraint on its sequential execution time. Furthermore, MP3 encoding on a heterogeneous CMP with four CPUs and four accelerators results in 53.9% power reduction at 21.1-fold speed-up in performance against its sequentral execution in the fastest execution mode.

    AB - A power-aware compiler controllable chip multiprocessor (CMP) is presented and its performance and power consumption are evaluated with the optimally scheduled advanced multiprocessor (OSCAR) parallelizing compiler. The CMP is equipped with power control registers that change clock frequency and power supply voltage to functional units including processor cores, memories, and an interconnection network. The OSCAR compiler carries Out coarse-grain task parallelization of programs and reduces power consumption using architectural power control support and the compiler's power saving scheme. The performance evaluation shows that MPEG-2 encoding on the proposed CMP with four CPUs results in 82.6% power reduction in real-time execution mode with a deadline constraint on its sequential execution time. Furthermore, MP3 encoding on a heterogeneous CMP with four CPUs and four accelerators results in 53.9% power reduction at 21.1-fold speed-up in performance against its sequentral execution in the fastest execution mode.

    KW - Chip multiprocessor

    KW - Frequency and voltage control

    KW - Parallelizing compiler

    UR - http://www.scopus.com/inward/record.url?scp=77953585262&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77953585262&partnerID=8YFLogxK

    U2 - 10. 1093/ietele/e91-c.4.432

    DO - 10. 1093/ietele/e91-c.4.432

    M3 - Article

    AN - SCOPUS:77953585262

    VL - E91-C

    SP - 432

    EP - 439

    JO - IEICE Transactions on Electronics

    JF - IEICE Transactions on Electronics

    SN - 0916-8524

    IS - 4

    ER -