Power-efficient LDPC decoder architecture based on accelerated message-passing schedule

Kazunori Shimizu*, Tatsuyuki Ishikawa, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

5 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Power-efficient LDPC decoder architecture based on accelerated message-passing schedule'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science