Power-efficient partitioning and cluster generation design for application-specific network-on-chip

Jiayi Ma, Cong Hao, Wencan Zhang, Takeshi Yoshimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Network-on-Chip (NoC) is a promising solution for System-on-Chip (SoC) challenges. In this work, we present a Decompose and Cluster generation Refinement (DCR) algorithm to find minimum power consumption simultaneously. A two-stage method is proposed for decompose and cluster generation step to generate solutions with lower power. Refinement step explores optimal positions and adjusts clusters for selected solutions to find balanced point between power consumption and CPU time. Experimental results show that the proposed method outperforms the existing work.

Original languageEnglish
Title of host publicationISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages83-84
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Dec 27
Event13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of
Duration: 2016 Oct 232016 Oct 26

Other

Other13th International SoC Design Conference, ISOCC 2016
CountryKorea, Republic of
CityJeju
Period16/10/2316/10/26

Fingerprint

Electric power utilization
chips
Program processors
Network-on-chip
System-on-chip

Keywords

  • Clustering
  • Network-on-chip
  • Partitioning

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

Ma, J., Hao, C., Zhang, W., & Yoshimura, T. (2016). Power-efficient partitioning and cluster generation design for application-specific network-on-chip. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things (pp. 83-84). [7799744] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2016.7799744

Power-efficient partitioning and cluster generation design for application-specific network-on-chip. / Ma, Jiayi; Hao, Cong; Zhang, Wencan; Yoshimura, Takeshi.

ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 83-84 7799744.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ma, J, Hao, C, Zhang, W & Yoshimura, T 2016, Power-efficient partitioning and cluster generation design for application-specific network-on-chip. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799744, Institute of Electrical and Electronics Engineers Inc., pp. 83-84, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799744
Ma J, Hao C, Zhang W, Yoshimura T. Power-efficient partitioning and cluster generation design for application-specific network-on-chip. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc. 2016. p. 83-84. 7799744 https://doi.org/10.1109/ISOCC.2016.7799744
Ma, Jiayi ; Hao, Cong ; Zhang, Wencan ; Yoshimura, Takeshi. / Power-efficient partitioning and cluster generation design for application-specific network-on-chip. ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 83-84
@inproceedings{7233708e53184f27b9dfe1ece678477d,
title = "Power-efficient partitioning and cluster generation design for application-specific network-on-chip",
abstract = "Network-on-Chip (NoC) is a promising solution for System-on-Chip (SoC) challenges. In this work, we present a Decompose and Cluster generation Refinement (DCR) algorithm to find minimum power consumption simultaneously. A two-stage method is proposed for decompose and cluster generation step to generate solutions with lower power. Refinement step explores optimal positions and adjusts clusters for selected solutions to find balanced point between power consumption and CPU time. Experimental results show that the proposed method outperforms the existing work.",
keywords = "Clustering, Network-on-chip, Partitioning",
author = "Jiayi Ma and Cong Hao and Wencan Zhang and Takeshi Yoshimura",
year = "2016",
month = "12",
day = "27",
doi = "10.1109/ISOCC.2016.7799744",
language = "English",
pages = "83--84",
booktitle = "ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Power-efficient partitioning and cluster generation design for application-specific network-on-chip

AU - Ma, Jiayi

AU - Hao, Cong

AU - Zhang, Wencan

AU - Yoshimura, Takeshi

PY - 2016/12/27

Y1 - 2016/12/27

N2 - Network-on-Chip (NoC) is a promising solution for System-on-Chip (SoC) challenges. In this work, we present a Decompose and Cluster generation Refinement (DCR) algorithm to find minimum power consumption simultaneously. A two-stage method is proposed for decompose and cluster generation step to generate solutions with lower power. Refinement step explores optimal positions and adjusts clusters for selected solutions to find balanced point between power consumption and CPU time. Experimental results show that the proposed method outperforms the existing work.

AB - Network-on-Chip (NoC) is a promising solution for System-on-Chip (SoC) challenges. In this work, we present a Decompose and Cluster generation Refinement (DCR) algorithm to find minimum power consumption simultaneously. A two-stage method is proposed for decompose and cluster generation step to generate solutions with lower power. Refinement step explores optimal positions and adjusts clusters for selected solutions to find balanced point between power consumption and CPU time. Experimental results show that the proposed method outperforms the existing work.

KW - Clustering

KW - Network-on-chip

KW - Partitioning

UR - http://www.scopus.com/inward/record.url?scp=85010280654&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010280654&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799744

DO - 10.1109/ISOCC.2016.7799744

M3 - Conference contribution

SP - 83

EP - 84

BT - ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

PB - Institute of Electrical and Electronics Engineers Inc.

ER -