Power Reduction Controll for Multicores in OSCAR Multigrain Parallelizing Compiler

    Research output: Chapter in Book/Report/Conference proceedingConference contribution


    Multicore processors have become mainstream computer architecture to go beyond the performance and powerefficiency limits of single-core processors. To achieve low power consumption and high performance on multicores, parallelizing compilers take on an important role. This paper describes the performance of a compiler-based power reduction scheme cooperating with OSCAR multigrain parallelizing compiler on a newly developed 8-way SH4A low power multicore chip for consumer electronics, which supports DVFS (Dynamic Voltage and Frequency Scaling) and Clock/Power Gating. Using hardware parameters and parallelized program information, OSCAR compiler determines suitable voltage and frequency of each active processor core and appropriate schedule of clock gating and power gating. Performance experiments shows the compiler reduces consumed power by 88.3%, namely from 5.68 W to 0.67 W, for real-time secure AAC Encoding and 73.5%, namely from 5.73 W to 1.52 W, for real-time MPEG2 Decoding on 8 core execution.

    Original languageEnglish
    Title of host publication2008 International SoC Design Conference, ISOCC 2008
    Publication statusPublished - 2008
    Event2008 International SoC Design Conference, ISOCC 2008 - Busan
    Duration: 2008 Nov 242008 Nov 25


    Other2008 International SoC Design Conference, ISOCC 2008


    ASJC Scopus subject areas

    • Hardware and Architecture
    • Software

    Cite this