PRACTICAL STUDY ON THE ARCHITECTURE OF VLSI DSP.

Toshitaka Tsuda, Yukou Mochida

    Research output: Contribution to journalArticlepeer-review

    Abstract

    The architecture of a pipelined multiplier is examined. The throughput of a 16-bit multiplier using fixed-point arithmetic is analyzed for a single-cycle structure, a 2-stage pipeline structure, and a 3-stage pipeline structure. The total efficiency, which includes overheads inherent to a pipeline structure, is examined for each structure for programs developed for practical applications such as a 32 kb/s SDPCM codec, an echo canceller, 19-section filter banks for voice recognition, etc. Each analysis showed that the 2-stage pipeline structure is a suitable choice from the viewpoints of efficiency and simplicity of programming.

    Original languageEnglish
    Pages (from-to)2179-2182
    Number of pages4
    JournalUnknown Journal
    Publication statusPublished - 1986

    ASJC Scopus subject areas

    • Signal Processing
    • Electrical and Electronic Engineering
    • Acoustics and Ultrasonics

    Fingerprint Dive into the research topics of 'PRACTICAL STUDY ON THE ARCHITECTURE OF VLSI DSP.'. Together they form a unique fingerprint.

    Cite this