Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's

Takashi Kono, Takeshi Hamamoto, Katsuyoshi Mitsui, Yasuhiro Konishi, Tsutomu Yoshihara, Hideyuki Ozaki

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A precharged-capacitor-assisted sensing (PCAS) scheme suitable for low-power DRAM using boosted-sense ground (BSG) is proposed. In this scheme, the data on bitlines are sensed with the assistance of precharged capacitors. Precise data level generation is achieved with sense speed 4.2 ns faster than the conventional scheme in the case that bitline swing is 1.4 V. Necessary decoupling capacitors can be efficiently implemented in memory arrays by using junction capacitors between well and substrate so that the area penalty of decoupling capacitors can be minimized. To keep sensed data stable, two types of level controllers are introduced. A voltage downconverter (VDC) with a current mirror discharger (CMD) compensates for the change of both data levels during write/read operations. A level controller with charge transfer amplifier (CTA) prevents the BSG level from falling during the row active period. The two level controllers greatly improve data-retention characteristics.

Original languageEnglish
Pages (from-to)1179-1185
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number8
DOIs
Publication statusPublished - 2000 Aug
Externally publishedYes

Fingerprint

Dynamic random access storage
Capacitors
Controllers
Charge transfer
Mirrors
Data storage equipment
Electric potential
Substrates

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's. / Kono, Takashi; Hamamoto, Takeshi; Mitsui, Katsuyoshi; Konishi, Yasuhiro; Yoshihara, Tsutomu; Ozaki, Hideyuki.

In: IEEE Journal of Solid-State Circuits, Vol. 35, No. 8, 08.2000, p. 1179-1185.

Research output: Contribution to journalArticle

Kono, Takashi ; Hamamoto, Takeshi ; Mitsui, Katsuyoshi ; Konishi, Yasuhiro ; Yoshihara, Tsutomu ; Ozaki, Hideyuki. / Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's. In: IEEE Journal of Solid-State Circuits. 2000 ; Vol. 35, No. 8. pp. 1179-1185.
@article{082f670faceb442aafb47c0cf7971a6b,
title = "Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's",
abstract = "A precharged-capacitor-assisted sensing (PCAS) scheme suitable for low-power DRAM using boosted-sense ground (BSG) is proposed. In this scheme, the data on bitlines are sensed with the assistance of precharged capacitors. Precise data level generation is achieved with sense speed 4.2 ns faster than the conventional scheme in the case that bitline swing is 1.4 V. Necessary decoupling capacitors can be efficiently implemented in memory arrays by using junction capacitors between well and substrate so that the area penalty of decoupling capacitors can be minimized. To keep sensed data stable, two types of level controllers are introduced. A voltage downconverter (VDC) with a current mirror discharger (CMD) compensates for the change of both data levels during write/read operations. A level controller with charge transfer amplifier (CTA) prevents the BSG level from falling during the row active period. The two level controllers greatly improve data-retention characteristics.",
author = "Takashi Kono and Takeshi Hamamoto and Katsuyoshi Mitsui and Yasuhiro Konishi and Tsutomu Yoshihara and Hideyuki Ozaki",
year = "2000",
month = "8",
doi = "10.1109/4.859507",
language = "English",
volume = "35",
pages = "1179--1185",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's

AU - Kono, Takashi

AU - Hamamoto, Takeshi

AU - Mitsui, Katsuyoshi

AU - Konishi, Yasuhiro

AU - Yoshihara, Tsutomu

AU - Ozaki, Hideyuki

PY - 2000/8

Y1 - 2000/8

N2 - A precharged-capacitor-assisted sensing (PCAS) scheme suitable for low-power DRAM using boosted-sense ground (BSG) is proposed. In this scheme, the data on bitlines are sensed with the assistance of precharged capacitors. Precise data level generation is achieved with sense speed 4.2 ns faster than the conventional scheme in the case that bitline swing is 1.4 V. Necessary decoupling capacitors can be efficiently implemented in memory arrays by using junction capacitors between well and substrate so that the area penalty of decoupling capacitors can be minimized. To keep sensed data stable, two types of level controllers are introduced. A voltage downconverter (VDC) with a current mirror discharger (CMD) compensates for the change of both data levels during write/read operations. A level controller with charge transfer amplifier (CTA) prevents the BSG level from falling during the row active period. The two level controllers greatly improve data-retention characteristics.

AB - A precharged-capacitor-assisted sensing (PCAS) scheme suitable for low-power DRAM using boosted-sense ground (BSG) is proposed. In this scheme, the data on bitlines are sensed with the assistance of precharged capacitors. Precise data level generation is achieved with sense speed 4.2 ns faster than the conventional scheme in the case that bitline swing is 1.4 V. Necessary decoupling capacitors can be efficiently implemented in memory arrays by using junction capacitors between well and substrate so that the area penalty of decoupling capacitors can be minimized. To keep sensed data stable, two types of level controllers are introduced. A voltage downconverter (VDC) with a current mirror discharger (CMD) compensates for the change of both data levels during write/read operations. A level controller with charge transfer amplifier (CTA) prevents the BSG level from falling during the row active period. The two level controllers greatly improve data-retention characteristics.

UR - http://www.scopus.com/inward/record.url?scp=0034251062&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034251062&partnerID=8YFLogxK

U2 - 10.1109/4.859507

DO - 10.1109/4.859507

M3 - Article

VL - 35

SP - 1179

EP - 1185

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 8

ER -