Precise timing verification of logic circuits under combined delay model

Shinji Kimura, Shigemi Kashima, Hiromasa Haneda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The paper proposes a combined delay model to manipulate the variance of the delay time of logic elements and a new timing verification method based on the theory of regular expressions. We focused on the hazard detection problem and the verification of asynchronous circuits, and show the effectiveness of our method with medium sized circuits including 100 elements or so.

Original languageEnglish
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design
Place of PublicationLos Alamitos, CA, United States
PublisherPubl by IEEE
Pages526-529
Number of pages4
ISBN (Print)0818630108
Publication statusPublished - 1992
Externally publishedYes
EventIEEE/ACM International Conference on Computer-Aided Design - ICCAD '92 - Santa Clara, CA, USA
Duration: 1992 Nov 81992 Nov 12

Other

OtherIEEE/ACM International Conference on Computer-Aided Design - ICCAD '92
CitySanta Clara, CA, USA
Period92/11/892/11/12

Fingerprint

Logic circuits
Networks (circuits)
Time delay
Hazards

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kimura, S., Kashima, S., & Haneda, H. (1992). Precise timing verification of logic circuits under combined delay model. In IEEE/ACM International Conference on Computer-Aided Design (pp. 526-529). Los Alamitos, CA, United States: Publ by IEEE.

Precise timing verification of logic circuits under combined delay model. / Kimura, Shinji; Kashima, Shigemi; Haneda, Hiromasa.

IEEE/ACM International Conference on Computer-Aided Design. Los Alamitos, CA, United States : Publ by IEEE, 1992. p. 526-529.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kimura, S, Kashima, S & Haneda, H 1992, Precise timing verification of logic circuits under combined delay model. in IEEE/ACM International Conference on Computer-Aided Design. Publ by IEEE, Los Alamitos, CA, United States, pp. 526-529, IEEE/ACM International Conference on Computer-Aided Design - ICCAD '92, Santa Clara, CA, USA, 92/11/8.
Kimura S, Kashima S, Haneda H. Precise timing verification of logic circuits under combined delay model. In IEEE/ACM International Conference on Computer-Aided Design. Los Alamitos, CA, United States: Publ by IEEE. 1992. p. 526-529
Kimura, Shinji ; Kashima, Shigemi ; Haneda, Hiromasa. / Precise timing verification of logic circuits under combined delay model. IEEE/ACM International Conference on Computer-Aided Design. Los Alamitos, CA, United States : Publ by IEEE, 1992. pp. 526-529
@inproceedings{303d179e795a4e99bdd10708a33de258,
title = "Precise timing verification of logic circuits under combined delay model",
abstract = "The paper proposes a combined delay model to manipulate the variance of the delay time of logic elements and a new timing verification method based on the theory of regular expressions. We focused on the hazard detection problem and the verification of asynchronous circuits, and show the effectiveness of our method with medium sized circuits including 100 elements or so.",
author = "Shinji Kimura and Shigemi Kashima and Hiromasa Haneda",
year = "1992",
language = "English",
isbn = "0818630108",
pages = "526--529",
booktitle = "IEEE/ACM International Conference on Computer-Aided Design",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Precise timing verification of logic circuits under combined delay model

AU - Kimura, Shinji

AU - Kashima, Shigemi

AU - Haneda, Hiromasa

PY - 1992

Y1 - 1992

N2 - The paper proposes a combined delay model to manipulate the variance of the delay time of logic elements and a new timing verification method based on the theory of regular expressions. We focused on the hazard detection problem and the verification of asynchronous circuits, and show the effectiveness of our method with medium sized circuits including 100 elements or so.

AB - The paper proposes a combined delay model to manipulate the variance of the delay time of logic elements and a new timing verification method based on the theory of regular expressions. We focused on the hazard detection problem and the verification of asynchronous circuits, and show the effectiveness of our method with medium sized circuits including 100 elements or so.

UR - http://www.scopus.com/inward/record.url?scp=0026965950&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026965950&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0818630108

SP - 526

EP - 529

BT - IEEE/ACM International Conference on Computer-Aided Design

PB - Publ by IEEE

CY - Los Alamitos, CA, United States

ER -