Reachable Set Analysis of Linear Time-Delay Systems and Application toConstrained H∞Controller Synthesis

Kojiro Ikeda; Kenko Uchida

doi:10.1541/ieejeiss.123.50

Reachable Set Analysis of Linear Time-Delay Systems and Application toConstrained H∞Controller Synthesis

Kojiro Ikeda, Kenko Uchida

Research output: Contribution to journal › Article › peer-review

Abstract

In this paper, a new notion of reachable set for linear time-delay systems is introduced and a method to evaluate the reachable set is proposed. The evaluation method is given in linear matrix inequality form. An important application of reachable set analisys is constrained controller synthesis. We also propose synthesis method of constrained H∞ controllers for time-delay systems.

Original language	English
Pages (from-to)	50-56
Number of pages	7
Journal	IEEJ Transactions on Electronics, Information and Systems
Volume	123
Issue number	1
DOIs	https://doi.org/10.1541/ieejeiss.123.50
Publication status	Published - 2003 Jan 1

Keywords

input constraint
state reachable set
time-delay systems

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1541/ieejeiss.123.50

Cite this

@article{f788d4bad6d64788b440ef2bcf0fb617,

title = "Reachable Set Analysis of Linear Time-Delay Systems and Application toConstrained H∞Controller Synthesis",

abstract = "In this paper, a new notion of reachable set for linear time-delay systems is introduced and a method to evaluate the reachable set is proposed. The evaluation method is given in linear matrix inequality form. An important application of reachable set analisys is constrained controller synthesis. We also propose synthesis method of constrained H∞ controllers for time-delay systems.",

keywords = "input constraint, state reachable set, time-delay systems",

author = "Kojiro Ikeda and Kenko Uchida",

year = "2003",

month = jan,

day = "1",

doi = "10.1541/ieejeiss.123.50",

language = "English",

volume = "123",

pages = "50--56",

journal = "IEEJ Transactions on Electronics, Information and Systems",

issn = "0385-4221",

publisher = "The Institute of Electrical Engineers of Japan",

number = "1",

}

TY - JOUR

T1 - Reachable Set Analysis of Linear Time-Delay Systems and Application toConstrained H∞Controller Synthesis

AU - Ikeda, Kojiro

AU - Uchida, Kenko

PY - 2003/1/1

Y1 - 2003/1/1

N2 - In this paper, a new notion of reachable set for linear time-delay systems is introduced and a method to evaluate the reachable set is proposed. The evaluation method is given in linear matrix inequality form. An important application of reachable set analisys is constrained controller synthesis. We also propose synthesis method of constrained H∞ controllers for time-delay systems.

AB - In this paper, a new notion of reachable set for linear time-delay systems is introduced and a method to evaluate the reachable set is proposed. The evaluation method is given in linear matrix inequality form. An important application of reachable set analisys is constrained controller synthesis. We also propose synthesis method of constrained H∞ controllers for time-delay systems.

KW - input constraint

KW - state reachable set

KW - time-delay systems

UR - http://www.scopus.com/inward/record.url?scp=85024748028&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85024748028&partnerID=8YFLogxK

U2 - 10.1541/ieejeiss.123.50

DO - 10.1541/ieejeiss.123.50

M3 - Article

AN - SCOPUS:85024748028

SN - 0385-4221

VL - 123

SP - 50

EP - 56

JO - IEEJ Transactions on Electronics, Information and Systems

JF - IEEJ Transactions on Electronics, Information and Systems

IS - 1

ER -

Reachable Set Analysis of Linear Time-Delay Systems and Application toConstrained H∞Controller Synthesis

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this