Reconfigurable adaptive FEC system with interleaving

Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages1252-1255
Number of pages4
Volume2
Publication statusPublished - 2005
Event2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Shanghai
Duration: 2005 Jan 182005 Jan 21

Other

Other2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
CityShanghai
Period05/1/1805/1/21

Fingerprint

Adaptive systems
Hardware
Error correction
Throughput

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Shimizu, K., Togawa, N., Ikenaga, T., & Goto, S. (2005). Reconfigurable adaptive FEC system with interleaving. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (Vol. 2, pp. 1252-1255). [1466570]

Reconfigurable adaptive FEC system with interleaving. / Shimizu, Kazunori; Togawa, Nozomu; Ikenaga, Takeshi; Goto, Satoshi.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2 2005. p. 1252-1255 1466570.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shimizu, K, Togawa, N, Ikenaga, T & Goto, S 2005, Reconfigurable adaptive FEC system with interleaving. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. vol. 2, 1466570, pp. 1252-1255, 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005, Shanghai, 05/1/18.
Shimizu K, Togawa N, Ikenaga T, Goto S. Reconfigurable adaptive FEC system with interleaving. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2. 2005. p. 1252-1255. 1466570
Shimizu, Kazunori ; Togawa, Nozomu ; Ikenaga, Takeshi ; Goto, Satoshi. / Reconfigurable adaptive FEC system with interleaving. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. Vol. 2 2005. pp. 1252-1255
@inproceedings{a54d29ce76e0491584f1caf69b467bb8,
title = "Reconfigurable adaptive FEC system with interleaving",
abstract = "This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.",
author = "Kazunori Shimizu and Nozomu Togawa and Takeshi Ikenaga and Satoshi Goto",
year = "2005",
language = "English",
isbn = "0780387368",
volume = "2",
pages = "1252--1255",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Reconfigurable adaptive FEC system with interleaving

AU - Shimizu, Kazunori

AU - Togawa, Nozomu

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2005

Y1 - 2005

N2 - This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.

AB - This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.

UR - http://www.scopus.com/inward/record.url?scp=84861431771&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861431771&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780387368

SN - 9780780387362

VL - 2

SP - 1252

EP - 1255

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -