Reconfigurable variable block size motion estimation architecture for search range reduction algorithm

Yibo Fan, Takeshi Ikenaga, Satoshi Goto

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Variable Block Size Motion Estimation (VBSME) costs a lot of computation during video coding. Search range reduction algorithm is widely used to reduce computational cost of motion estimation. Current VBSME designs are not suitable for this algorithm. This paper proposes a reconfigurable design of VBSME which can be efficiently used with search range reduction algorithm. While using proposed design, n x m reference MBs form an MB array which can be processed in parallel. and m can be configured according to the new search range shape calculated by algorithm. In this way, the parallelism of proposed design is very flexible and can be adapted to any search range shape. The hardware resource is also fully used while performing VBSME. There are two primary reconfigurable modules in this design: PEGA (PE Group Array) and SAD comparator. By using TSMC 0.18 pm standard cell library, the implementation results show that the hardware cost of design which uses 16 PEGs (PE Groups) is about 179 K Gates, the clock frequency is 167 MHz.

Original languageEnglish
Pages (from-to)440-448
Number of pages9
JournalIEICE Transactions on Electronics
VolumeE91-C
Issue number4
DOIs
Publication statusPublished - 2008 Apr

Fingerprint

Motion estimation
Hardware
Costs
Image coding
Clocks

Keywords

  • H.264
  • Reconfigurable
  • Search range rednction
  • VBSME

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Reconfigurable variable block size motion estimation architecture for search range reduction algorithm. / Fan, Yibo; Ikenaga, Takeshi; Goto, Satoshi.

In: IEICE Transactions on Electronics, Vol. E91-C, No. 4, 04.2008, p. 440-448.

Research output: Contribution to journalArticle

@article{677d5fa31ab1494b950ce86432ecfded,
title = "Reconfigurable variable block size motion estimation architecture for search range reduction algorithm",
abstract = "Variable Block Size Motion Estimation (VBSME) costs a lot of computation during video coding. Search range reduction algorithm is widely used to reduce computational cost of motion estimation. Current VBSME designs are not suitable for this algorithm. This paper proposes a reconfigurable design of VBSME which can be efficiently used with search range reduction algorithm. While using proposed design, n x m reference MBs form an MB array which can be processed in parallel. and m can be configured according to the new search range shape calculated by algorithm. In this way, the parallelism of proposed design is very flexible and can be adapted to any search range shape. The hardware resource is also fully used while performing VBSME. There are two primary reconfigurable modules in this design: PEGA (PE Group Array) and SAD comparator. By using TSMC 0.18 pm standard cell library, the implementation results show that the hardware cost of design which uses 16 PEGs (PE Groups) is about 179 K Gates, the clock frequency is 167 MHz.",
keywords = "H.264, Reconfigurable, Search range rednction, VBSME",
author = "Yibo Fan and Takeshi Ikenaga and Satoshi Goto",
year = "2008",
month = "4",
doi = "10.1093/ietele/e91-c.4.440",
language = "English",
volume = "E91-C",
pages = "440--448",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Reconfigurable variable block size motion estimation architecture for search range reduction algorithm

AU - Fan, Yibo

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2008/4

Y1 - 2008/4

N2 - Variable Block Size Motion Estimation (VBSME) costs a lot of computation during video coding. Search range reduction algorithm is widely used to reduce computational cost of motion estimation. Current VBSME designs are not suitable for this algorithm. This paper proposes a reconfigurable design of VBSME which can be efficiently used with search range reduction algorithm. While using proposed design, n x m reference MBs form an MB array which can be processed in parallel. and m can be configured according to the new search range shape calculated by algorithm. In this way, the parallelism of proposed design is very flexible and can be adapted to any search range shape. The hardware resource is also fully used while performing VBSME. There are two primary reconfigurable modules in this design: PEGA (PE Group Array) and SAD comparator. By using TSMC 0.18 pm standard cell library, the implementation results show that the hardware cost of design which uses 16 PEGs (PE Groups) is about 179 K Gates, the clock frequency is 167 MHz.

AB - Variable Block Size Motion Estimation (VBSME) costs a lot of computation during video coding. Search range reduction algorithm is widely used to reduce computational cost of motion estimation. Current VBSME designs are not suitable for this algorithm. This paper proposes a reconfigurable design of VBSME which can be efficiently used with search range reduction algorithm. While using proposed design, n x m reference MBs form an MB array which can be processed in parallel. and m can be configured according to the new search range shape calculated by algorithm. In this way, the parallelism of proposed design is very flexible and can be adapted to any search range shape. The hardware resource is also fully used while performing VBSME. There are two primary reconfigurable modules in this design: PEGA (PE Group Array) and SAD comparator. By using TSMC 0.18 pm standard cell library, the implementation results show that the hardware cost of design which uses 16 PEGs (PE Groups) is about 179 K Gates, the clock frequency is 167 MHz.

KW - H.264

KW - Reconfigurable

KW - Search range rednction

KW - VBSME

UR - http://www.scopus.com/inward/record.url?scp=77953588725&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953588725&partnerID=8YFLogxK

U2 - 10.1093/ietele/e91-c.4.440

DO - 10.1093/ietele/e91-c.4.440

M3 - Article

AN - SCOPUS:77953588725

VL - E91-C

SP - 440

EP - 448

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -