Redundant via allocation for layer partition-based redundant via insertion

Jian Wei Shen, Mei Fang Chiang, Song Chen, Wei Guo, Takeshi Yoshimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The occurrence of via defects increases due to the shrinking size in integrated circuit manufacturing. Redundant via insertion is an effective and recommended method to reduce the yield loss caused by via failures. In this paper, we introduce a redundant via allocation problem for layer partition-based model and solve it using genetic algorithm. The result oflayer partition-based model depends on the partition and processing order of layers. With our redundant via allocation, it can be achieved independent of these factors. In our method, we first construct a graph to represent candidate relations between vias and redundant vias, and conflict relations between redundant vias because of design rule violations. Then the connected components of graph are computed. On each component, we can perform redundant via allocation on the boundaries of any layer partition. Genetic algorithm is used to optimize the allocation strategy. Experiment results show that our method can efficiently improve the redundant via insertion rate.

Original languageEnglish
Title of host publicationASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC
Pages734-737
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 8th IEEE International Conference on ASIC, ASICON 2009 - Changsha
Duration: 2009 Oct 202009 Oct 23

Other

Other2009 8th IEEE International Conference on ASIC, ASICON 2009
CityChangsha
Period09/10/2009/10/23

Fingerprint

Genetic algorithms
Integrated circuits
Defects
Processing
Experiments

Keywords

  • Design for man ufacturability
  • Double via
  • Redundant via

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Shen, J. W., Chiang, M. F., Chen, S., Guo, W., & Yoshimura, T. (2009). Redundant via allocation for layer partition-based redundant via insertion. In ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC (pp. 734-737). [5351310] https://doi.org/10.1109/ASICON.2009.5351310

Redundant via allocation for layer partition-based redundant via insertion. / Shen, Jian Wei; Chiang, Mei Fang; Chen, Song; Guo, Wei; Yoshimura, Takeshi.

ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC. 2009. p. 734-737 5351310.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shen, JW, Chiang, MF, Chen, S, Guo, W & Yoshimura, T 2009, Redundant via allocation for layer partition-based redundant via insertion. in ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC., 5351310, pp. 734-737, 2009 8th IEEE International Conference on ASIC, ASICON 2009, Changsha, 09/10/20. https://doi.org/10.1109/ASICON.2009.5351310
Shen JW, Chiang MF, Chen S, Guo W, Yoshimura T. Redundant via allocation for layer partition-based redundant via insertion. In ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC. 2009. p. 734-737. 5351310 https://doi.org/10.1109/ASICON.2009.5351310
Shen, Jian Wei ; Chiang, Mei Fang ; Chen, Song ; Guo, Wei ; Yoshimura, Takeshi. / Redundant via allocation for layer partition-based redundant via insertion. ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC. 2009. pp. 734-737
@inproceedings{58eacf7889d940b7828b91b24c54eedf,
title = "Redundant via allocation for layer partition-based redundant via insertion",
abstract = "The occurrence of via defects increases due to the shrinking size in integrated circuit manufacturing. Redundant via insertion is an effective and recommended method to reduce the yield loss caused by via failures. In this paper, we introduce a redundant via allocation problem for layer partition-based model and solve it using genetic algorithm. The result oflayer partition-based model depends on the partition and processing order of layers. With our redundant via allocation, it can be achieved independent of these factors. In our method, we first construct a graph to represent candidate relations between vias and redundant vias, and conflict relations between redundant vias because of design rule violations. Then the connected components of graph are computed. On each component, we can perform redundant via allocation on the boundaries of any layer partition. Genetic algorithm is used to optimize the allocation strategy. Experiment results show that our method can efficiently improve the redundant via insertion rate.",
keywords = "Design for man ufacturability, Double via, Redundant via",
author = "Shen, {Jian Wei} and Chiang, {Mei Fang} and Song Chen and Wei Guo and Takeshi Yoshimura",
year = "2009",
doi = "10.1109/ASICON.2009.5351310",
language = "English",
isbn = "9781424438686",
pages = "734--737",
booktitle = "ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",

}

TY - GEN

T1 - Redundant via allocation for layer partition-based redundant via insertion

AU - Shen, Jian Wei

AU - Chiang, Mei Fang

AU - Chen, Song

AU - Guo, Wei

AU - Yoshimura, Takeshi

PY - 2009

Y1 - 2009

N2 - The occurrence of via defects increases due to the shrinking size in integrated circuit manufacturing. Redundant via insertion is an effective and recommended method to reduce the yield loss caused by via failures. In this paper, we introduce a redundant via allocation problem for layer partition-based model and solve it using genetic algorithm. The result oflayer partition-based model depends on the partition and processing order of layers. With our redundant via allocation, it can be achieved independent of these factors. In our method, we first construct a graph to represent candidate relations between vias and redundant vias, and conflict relations between redundant vias because of design rule violations. Then the connected components of graph are computed. On each component, we can perform redundant via allocation on the boundaries of any layer partition. Genetic algorithm is used to optimize the allocation strategy. Experiment results show that our method can efficiently improve the redundant via insertion rate.

AB - The occurrence of via defects increases due to the shrinking size in integrated circuit manufacturing. Redundant via insertion is an effective and recommended method to reduce the yield loss caused by via failures. In this paper, we introduce a redundant via allocation problem for layer partition-based model and solve it using genetic algorithm. The result oflayer partition-based model depends on the partition and processing order of layers. With our redundant via allocation, it can be achieved independent of these factors. In our method, we first construct a graph to represent candidate relations between vias and redundant vias, and conflict relations between redundant vias because of design rule violations. Then the connected components of graph are computed. On each component, we can perform redundant via allocation on the boundaries of any layer partition. Genetic algorithm is used to optimize the allocation strategy. Experiment results show that our method can efficiently improve the redundant via insertion rate.

KW - Design for man ufacturability

KW - Double via

KW - Redundant via

UR - http://www.scopus.com/inward/record.url?scp=77949419511&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949419511&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2009.5351310

DO - 10.1109/ASICON.2009.5351310

M3 - Conference contribution

AN - SCOPUS:77949419511

SN - 9781424438686

SP - 734

EP - 737

BT - ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC

ER -